Please use this identifier to cite or link to this item:
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/67489
Title: | 機率電路測試圖樣壓縮 Test Pattern Compression for Probabilistic Circuit |
Authors: | Chih-Ming Chang 張志銘 |
Advisor: | 李建模 |
Keyword: | 機率電路,測試樣型壓縮,錯誤模型, Probabilistic Circuit,Test Pattern Compression,Fault Model, |
Publication Year : | 2017 |
Degree: | 碩士 |
Abstract: | Probabilistic circuits are very attractive for the next generation ultra-low power designs. It is important to test probabilistic circuits because a defect in probabilistic circuit may increase the erroneous probability. However, there is no suitable fault model and test generation/compression technique for probabilistic circuits yet. In this paper, a probabilistic fault model is proposed for probabilistic circuits. The number of faults is linear to the gate count. A statistical method is proposed to calculate the repetition needed for each test pattern. An integer linear programming (ILP) method is presented to minimize total test length, while keeping the same fault coverage. Experiments on ISCAS’89 benchmark circuits show the total test length of our proposed ILP method is 2.77 times shorter than a greedy method. |
URI: | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/67489 |
DOI: | 10.6342/NTU201702295 |
Fulltext Rights: | 有償授權 |
Appears in Collections: | 電子工程學研究所 |
Files in This Item:
File | Size | Format | |
---|---|---|---|
ntu-106-1.pdf Restricted Access | 1.51 MB | Adobe PDF |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.