請用此 Handle URI 來引用此文件:
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/67489
標題: | 機率電路測試圖樣壓縮 Test Pattern Compression for Probabilistic Circuit |
作者: | Chih-Ming Chang 張志銘 |
指導教授: | 李建模 |
關鍵字: | 機率電路,測試樣型壓縮,錯誤模型, Probabilistic Circuit,Test Pattern Compression,Fault Model, |
出版年 : | 2017 |
學位: | 碩士 |
摘要: | Probabilistic circuits are very attractive for the next generation ultra-low power designs. It is important to test probabilistic circuits because a defect in probabilistic circuit may increase the erroneous probability. However, there is no suitable fault model and test generation/compression technique for probabilistic circuits yet. In this paper, a probabilistic fault model is proposed for probabilistic circuits. The number of faults is linear to the gate count. A statistical method is proposed to calculate the repetition needed for each test pattern. An integer linear programming (ILP) method is presented to minimize total test length, while keeping the same fault coverage. Experiments on ISCAS’89 benchmark circuits show the total test length of our proposed ILP method is 2.77 times shorter than a greedy method. |
URI: | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/67489 |
DOI: | 10.6342/NTU201702295 |
全文授權: | 有償授權 |
顯示於系所單位: | 電子工程學研究所 |
文件中的檔案:
檔案 | 大小 | 格式 | |
---|---|---|---|
ntu-106-1.pdf 目前未授權公開取用 | 1.51 MB | Adobe PDF |
系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。