Please use this identifier to cite or link to this item:
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/44232
Title: | 微波多層被動電路之佈局對電路檢查的後段:使用權重之電路比對 The back-end of layout vs. schematic checker for passive multilayer microwave circuit: schematic mapping using weights |
Authors: | Heng-Jui Hsing 邢恆瑞 |
Advisor: | 盧信嘉 |
Keyword: | 佈局圖,網路表,佈局圖對電路圖檢查, Layout,net-list,LVS, |
Publication Year : | 2009 |
Degree: | 碩士 |
Abstract: | 本篇論文提出了一種演算法來比對微波多層被動電路中電路圖網路表和佈局圖網路表的差異。根據節點相鄰的電感值和電容值來給予每個節點一個權重,再根據權重點進行節點配對。由於微波電路中元件的排列具有對稱性,可能會找到很多種可能性的配對,所以我們提出了一個評分的策略來找出最相似的配對組合。此演算法可比對電路圖網路表和從佈局圖萃取出來的網路表來幫助使用者驗證佈局圖,也可以指出在佈局圖網路表中缺少或是額外多出的元件來幫助使用者快速找到錯誤。 This paper presents an algorithm that can compare the net-lists between schematic and layout of passive microwave multi-layer circuits. Weight vectors that are related to inductance and capacitance of devices connected to a node are defined for node mapping. However, due to the symmetry of microwave circuits, many possible mapping may be found. We then developed a scoring policy to find the most similar mapping. This checker can help designers to verify layout by comparing the net-list from designer’s schematic and layout extracted net-list. This algorithm can also provide missing and extra components in net-list to assist designer to allocate layout errors quickly. |
URI: | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/44232 |
Fulltext Rights: | 有償授權 |
Appears in Collections: | 電子工程學研究所 |
Files in This Item:
File | Size | Format | |
---|---|---|---|
ntu-98-1.pdf Restricted Access | 4.92 MB | Adobe PDF |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.