請用此 Handle URI 來引用此文件:
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/33297
標題: | 低分支代價MIPS處理器之驗證 Verification of the Low Branch Penalty MIPS Microprocessor |
作者: | Min-Kuan Hu 胡敏寬 |
指導教授: | 黃鐘揚(Chung-Yang Huang) |
關鍵字: | 驗證,正規驗證,MIPS, verification,formal verification,MIPS, |
出版年 : | 2006 |
學位: | 碩士 |
摘要: | In modern IC design flow, verification and debugging consume most of the design time. Therefore, it is a good idea to make a verification plan before the design process starts. A verification plan adopts organized and systematic approaches to ensure good quality of the design. A traditional verification plan involves simulation of the design and compares the result with a golden model. However, it suffers from the deficiency in coverage and debugging capability. As the recent verification methodology evolves, various new techniques are proposed. In this thesis we adopted both the traditional approaches and new ones in balance to compensate each other and archive high quality of design.
We conducted our design verification in the Register Transfer Level (RTL). Our objective was to find as many bugs in the RTL as we can so that we may treat it as a golden model for the verification in the later design stages. The design under verification (DUV) was implemented by Hung Chi Chang as his master thesis in GIEE NTU. We took his thesis as the design specification. |
URI: | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/33297 |
全文授權: | 有償授權 |
顯示於系所單位: | 電子工程學研究所 |
文件中的檔案:
檔案 | 大小 | 格式 | |
---|---|---|---|
ntu-95-1.pdf 目前未授權公開取用 | 1.92 MB | Adobe PDF |
系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。