Skip navigation

DSpace JSPUI

DSpace preserves and enables easy and open access to all types of digital content including text, images, moving images, mpegs and data sets

Learn More
DSpace logo
English
中文
  • Browse
    • Communities
      & Collections
    • Publication Year
    • Author
    • Title
    • Subject
    • Advisor
  • Search TDR
  • Rights Q&A
    • My Page
    • Receive email
      updates
    • Edit Profile
  1. NTU Theses and Dissertations Repository
  2. 電機資訊學院
  3. 電子工程學研究所
Please use this identifier to cite or link to this item: http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/8353
Title: 使用巨集塊映射方法於數位電路之逆向工程
Digital Circuit Reverse Engineering Using Macro block mapping Methods
Authors: Ching-Hsiang Chang
張景翔
Advisor: 郭斯彥(Sy-Yen Kuo)
Keyword: 數位電路,反向工程,自動化設計,子電路枚舉,形式驗證,硬體安全,
digital circuits,reverse engineering,design automation,subcircuit enumeration,formal verification,hardware security,
Publication Year : 2020
Degree: 碩士
Abstract: 數位電路的反向工程一直以來都是用於重建電路功能性相當有力的工具。而重建電路功能性可以有以下幾種應用:其一是可以幫助我們找出惡意電路(亦稱硬體木馬) ,其二是針對某些規格書已經佚失的舊有設計,我們可以利用反向工程的工具以便釐清其功能。據我們所知,反向工程大概是這些問題唯一的解決方案。在本研究中我們提出一個可以讓使用者從平坦化的閘級網路連線表擷取出功能模組的硬體反向工程演算法,而且不需要人工介入。提出方法使用了切割枚舉方法以及布林匹配技術以辨識我們感興趣的功能塊。更明確的說,我們推廣了現有的切割枚舉方法,讓它變成一個子電路枚舉方法,然後確認該子電路是否正好是預先定義好的巨集庫的一員。實驗結果顯示我們的方法無法擴展至含有數千個邏輯單元的電路,肇因於過大的計算複雜度。
Digital circuit reverse engineering has been a powerful tool for circuit functionality reconstruction, which can have several applications. On the one hand, understanding the circuit’s functionality helps us to find out malicious circuitry (a.k.a. hardware Torjan) inside the device under test (DUT). On the other hand, for some legacy designs whose specification is lost, we can use reverse engineering tool to clarify its functionality. To the best of our knowledge, reverse engineering (RE) is arguably the only solution to these problems. In this work we propose a hardware reverse engineering algorithm which enables a user to extract functional modules from a flattened gate-level netlist with no manual intervention. The proposed method utilizes a cut enumeration method together with Boolean matching technique to recognize functional blocks in which we are interested. More specifically, we extend the existing cut enumeration method to a subcircuit enumeration method, and then check whether the subcircuit happen to be a functional macro block of the predefined macro library. The experimental result shows that our method cannot scale up to circuits containing thousands of logic cells because the computational complexity is just quite high.
URI: http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/8353
DOI: 10.6342/NTU202002126
Fulltext Rights: 同意授權(全球公開)
Appears in Collections:電子工程學研究所

Files in This Item:
File SizeFormat 
U0001-3007202020322300.pdf1.09 MBAdobe PDFView/Open
Show full item record


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.

社群連結
聯絡資訊
10617臺北市大安區羅斯福路四段1號
No.1 Sec.4, Roosevelt Rd., Taipei, Taiwan, R.O.C. 106
Tel: (02)33662353
Email: ntuetds@ntu.edu.tw
意見箱
相關連結
館藏目錄
國內圖書館整合查詢 MetaCat
臺大學術典藏 NTU Scholars
臺大圖書館數位典藏館
本站聲明
© NTU Library All Rights Reserved