請用此 Handle URI 來引用此文件:
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/51657
標題: | 定向自組裝微影考量導通孔嵌入之綜合優化演算法 Comprehensive Optimization Algorithms for Directed Self-Assembly (DSA)-Aware Redundant Via Insertion |
作者: | Yun-Xiang Hong 洪韻翔 |
指導教授: | 陳中平(Chung-Ping Chen) |
關鍵字: | 實體設計,定向自組裝微影,可製造性設計,冗餘導通孔, Physical Design,Directed Self-Assembly Lithography,Design for Man- ufacturability,Redundant Via, |
出版年 : | 2015 |
學位: | 碩士 |
摘要: | Directed self-assembly (DSA) lithography technology, which has shown its strong potential for contact/via fabrication, is the most promising candidate patterning dense layout for next generation lithography in sub-10 nm technology nodes. On the other hand, post-routing redundant via insertion process adding a redundant via adjacent to a single via has become an important semiconductor manufacturing procedure highly recommended by foundries to increase yield and circuit reliability. However, existing redundant via insertion algorithms are not suitable for DSA since they could seriously decrease via manufacturability. Although the first ILP-based algorithm for redundant via insertion considering DSA has been proposed in [14], this method suffer from high computational complexity and may not efficient enough for a large and complicated circuit design. In this work, we proposed two efficient algorithms to simultaneously optimize DSA guiding templates and redundant via insertion rate. A graph-based approach is first presented to find a near-optimal solution of DSA-aware redundant via insertion of a given layout in linear time. Then, an advanced integer linear programming (ILP)-based algorithm is proposed to find an optimal solution. Moreover, we utilized wire perturbation to further enhance the quality of DSA-aware redundant via insertion. Experimental results show that our algorithms can effectively optimize the redundant via insertion rate and improve DSA manufacturability. Compared to the first ILP-based method [14], our graph algorithm and ILP approach can achieve 40X and 2X speed-up respectively. |
URI: | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/51657 |
全文授權: | 有償授權 |
顯示於系所單位: | 電子工程學研究所 |
文件中的檔案:
檔案 | 大小 | 格式 | |
---|---|---|---|
ntu-104-1.pdf 目前未授權公開取用 | 5.19 MB | Adobe PDF |
系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。