Skip navigation

DSpace JSPUI

DSpace preserves and enables easy and open access to all types of digital content including text, images, moving images, mpegs and data sets

Learn More
DSpace logo
English
中文
  • Browse
    • Communities
      & Collections
    • Publication Year
    • Author
    • Title
    • Subject
    • Advisor
  • Search TDR
  • Rights Q&A
    • My Page
    • Receive email
      updates
    • Edit Profile
  1. NTU Theses and Dissertations Repository
  2. 電機資訊學院
  3. 電子工程學研究所
Please use this identifier to cite or link to this item: http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/25475
Title: 一個十位元每秒兩億五千萬次取樣管線式類比數位轉換器
A 10-bit 250MS/s pipelined ADC
Authors: Jian-Feng Shiu
許健豐
Advisor: 陳信樹
Keyword: 類比數位轉換器,
pipelined ADC,
Publication Year : 2007
Degree: 碩士
Abstract: 近幾年無線通訊的發展,加速了生活數位化的進展,手機便是一個人手一機的產品,將來手機的趨勢為多功能,旣要可以上網,又要負責家庭安全的監控,也因此無線通訊協定WiMax大量的使用,WiMax需要高速的data rate(80MSPS以上),這樣的規格需要一個高解析度且高速的類比數位轉換器。
由於低功率為手提式的無線通訊設備很重要的考量,但往往管線式類比/數位轉換器高速但卻要耗大功率,低功率卻沒辦法達到高速,因此要在一定的功率底下達到高速轉換是我們要研究的目標。
線性度為10-bit 速度大於200MS/s的類比數位轉換器常使用管線式類比/數位轉換器。在此希望設計一個操作在1.2V,線性度為10且轉換速度在每秒兩億五千萬次取樣頻率的類比數位轉換器。因此架構採用時間交錯式的管線式類比數位轉換器。
在第一章中,將介紹管線式類比數位轉換器的架構,並討論由電路非線性對轉換器造成的錯誤。在第二章中,時間交錯式的類比數位轉換器及在各通道間不匹配造成的錯誤將被介紹。在第三章中,說明一個新提出提升類比數位轉換器轉換速度的架構,並介紹各個重要電路的設計及模擬結果。第四章是量測的設定及量測結果。在第五章,我們將對這個電路做個總結。
In recent years, the improvement in wireless communication equipments speeds up the progress of digital life. Cell phone is an obvious example: everyone has a cell phone. The function of the cell phone tends to be versatile; it is not only used in internet but also used in taking care of home security. Thus, the WiMax protocol in wireless communication is always used. The Wimax needs high speed data rate and a high speed and high resolution ADC is required in the protocol.
Due to the portable equipments, low power is an important issue. But it conflicts between high speed and low power. Thus, it is an interesting topic to research in high speed and low power ADC.
Pipelined ADC is always used in ADC with resolution larger than 10 bits and speed higher than 200MS/s. We wish to design a 1.2V 10-bit 250MS/s ADC, thus, a time-interleaved pipelined ADC architecture is chosen.
Chapter 1 reviews the pipelined ADC architecture and introduces the errors in pipelined ADC. Chapter 2 discusses the time-interleaved ADC and the mismatch effects in time-interleaved ADC. A proposed architecture to increase conversion speed is given in Chapter 3 and the building blocks are also explained. Chapter 4 presents the test setup and measurement result. Final is a conclusion.
URI: http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/25475
Fulltext Rights: 未授權
Appears in Collections:電子工程學研究所

Files in This Item:
File SizeFormat 
ntu-96-1.pdf
  Restricted Access
2.2 MBAdobe PDF
Show full item record


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.

社群連結
聯絡資訊
10617臺北市大安區羅斯福路四段1號
No.1 Sec.4, Roosevelt Rd., Taipei, Taiwan, R.O.C. 106
Tel: (02)33662353
Email: ntuetds@ntu.edu.tw
意見箱
相關連結
館藏目錄
國內圖書館整合查詢 MetaCat
臺大學術典藏 NTU Scholars
臺大圖書館數位典藏館
本站聲明
© NTU Library All Rights Reserved