請用此 Handle URI 來引用此文件:
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/20000
標題: | 具加速機制之電壓模式降壓直流電壓轉換器 A Fast Transient Voltage Mode DC-DC Buck Converter with Dual Operating Modes Control Technique |
作者: | Li-Sheng Hsu 許立昇 |
指導教授: | 陳中平(Chung-Ping Chen) |
關鍵字: | 直流直流降壓轉換器,暫態響應,轉導放大器, DC-DC buck converter,Transient response,OTA, |
出版年 : | 2018 |
學位: | 碩士 |
摘要: | 本論文闡述一個在負載改變下利用改良結構的轉導放大器之直流直流降壓轉換器,並透過TSMC 0.35μm 2P4M CMOS製程製作。在直流直流降壓轉換器的操作中,當負載突然改變時,輸出電壓會因為負載電流的大幅度變動而有短暫不穩定的狀況,若能縮短其回復時間,即能達到省電的目的並可以使後級電路更快速地進入工作階段。為了使電路同時兼顧快速響應及低功率消耗,本論文提出一種雙模式操作的直流直流降壓轉換器。當系統穩定時,轉導放大器之加速輔助電路不會啟動,使其維持在較低的靜態電流之操作模式,達到節省功率損耗的目的;然而,當偵測到負載電流改變時,轉導放大器上的加速輔助電路將會啟動並提高其轉導值及頻寬,得以產生大電流對補償電路充放電,使轉導放大器輸出之誤差放大訊號能快速反應。因此,後級的脈波寬度調變器即能迅速地產生適當的脈波寬度來驅動功率電晶體讓直流直流降壓轉換器的輸出電壓更快地回到穩定狀態,進而改善暫態響應。
本系統設定的輸出電流範圍為100mA至500mA,操作頻率則設定在1MHz,根據量測結果,經改良過後的直流直流降壓轉換器之暫態響應回復時間為4μs,表現比原本的轉導放大器架構改進4倍。 Power management integrated circuits (PMICs) have been designed for low quiescent current and high-speed operation in these years. Since devices stay in stand-by mode most of the time, improving light-load efficiency is essential to extend their operation time. For the transient state, converter has to reduce recovery time to activate other circuits as soon as possible. The dual operating modes control technique is presented to achieve fast-transient response for DC-DC buck converters in this thesis. The proposed operational transconductance amplifier (OTA) structure with auxiliary circuits, and it is used as error amplifier in the pulse width modulation (PWM) control circuit. First, boundaries of the steady state are defined as 3.28V and 3.32V, and the output voltage is 3.3V. In the steady state, the system operates with low quiescent current to reduce the power consumption. Without this range, the auxiliary circuits are applied to provide the additional current paths to improve output swing and bandwidth of the OTA. This method conduces to transient response by accelerating the output level shifting of the error amplifier. Then, pulse width modulator generates the proper signal to control power transistors. In this design, we consider both load transient response and high efficiency. The proposed DC-DC converter is fabricated using TSMC 0.35μm 2P4M CMOS technology. The chip area is 〖1.372×1.465 mm〗^2. The switching frequency is set at 1MHz. The load current range is from 100mA to 500mA. Measurement results demonstrate that the recovery time of the proposed structure are 4μs and 3μs for step-up and step-down load transient, respectively. Comparing with conventional one, we find that it takes only a quarter of the time to transit to the steady state. |
URI: | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/20000 |
DOI: | 10.6342/NTU201801361 |
全文授權: | 未授權 |
顯示於系所單位: | 電子工程學研究所 |
文件中的檔案:
檔案 | 大小 | 格式 | |
---|---|---|---|
ntu-107-1.pdf 目前未授權公開取用 | 2.98 MB | Adobe PDF |
系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。