請用此 Handle URI 來引用此文件:
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/99103| 標題: | 150 GHz低雜訊放大器與300 GHz次諧波混頻器之設計 Design of a 150 GHz Low-Noise Amplifier and 300 GHz Sub-Harmonic Mixers |
| 作者: | 王裕翔 Yu-Hsiang Wang |
| 指導教授: | 鄭宇翔 Yu-Hsiang Cheng |
| 關鍵字: | 太赫茲,亞太赫茲,CMOS,變壓器,低雜訊放大器,次諧波混頻器,Gmax-core, Terahertz,Sub-terahertz,CMOS,Transformers,Low-noise amplifier,Sub-harmonic mixer,Gmax-core, |
| 出版年 : | 2025 |
| 學位: | 碩士 |
| 摘要: | 本論文講述了太赫茲頻段中低雜訊放大器與次諧波混頻器的設計與實現,並以此分為兩大部分,首先第一部分介紹了一種在D頻段具有極高增益的低雜訊放大器,其由40奈米CMOS製程所實現四級的Gmax-core放大器。傳統上,構建Gmax-core具有無限多種組合方式,通常使用三種線性、無損及互易的元件所組成嵌入網路,然而本論文提出了一種使用變壓器所構成的Y嵌入網路,能夠改良傳統上只能使用單一偏壓的侷限性,將閘極與漏極分開偏壓,這種方法不僅降低了功耗,也實現了更高的增益與更低的雜訊指數。測量結果表示其在143.5 GHz達到峰值增益27.74 dB,3 dB帶寬為7 GHz,雜訊指數約為9 dB。
第二部分設計了兩種300 GHz可上/下變頻的次諧波混頻器,皆為使用65奈米CMOS製程,藉由挑選不同的電路架構,能使電晶體的電阻值產生LO的周期性變化,最後經由並聯電晶體來產生LO的二倍頻再與IF/RF端進行上/下變頻。其模擬結果表明其轉換增益分別為-16.4 dB與-20.4 dB,皆無使用DC pad,不僅大幅縮小晶片面積,並實現了零功耗。 This paper discusses the design and implementation of low-noise amplifiers and sub-harmonic mixers in the sub-terahertz and terahertz frequency bands, dividing the content into two main sections. Firstly, the initial part introduces a low-noise amplifier with extremely high gain in the D-band, composed of a four-stage Gmax-core amplifier realized in a 40-nm CMOS process. Traditionally, constructing the Gmax-core offers infinitely many combinations, typically achieved using a network composed of three linear, lossless, and reciprocal elements. However, this paper proposes a Y-embedded network constructed with transformers, which improves upon the limitations of traditional single-bias configurations. By biasing the gate and drain separately, this method not only reduces power consumption but also achieves higher gain and lower noise figure. Measurement results demonstrate a peak gain of 27.74 dB at 143.5 GHz, with a 3 dB bandwidth of 7 GHz and a noise figure of approximately 9 dB. In the second part, two sub-harmonic mixers with tunable frequency up to 300 GHz are designed, both utilizing a 65-nm CMOS process. By selecting different circuit architectures, the resistance value of the transistors can be varied periodically to generate LO frequency. Finally, the LO doubling is achieved by parallel transistors, enabling up/down frequency conversion with IF/RF ports. Simulation results show conversion gains of -16.4 dB and -20.4 dB respectively, without using DC pads, leading to significant reduction in chip area and zero power consumption. |
| URI: | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/99103 |
| DOI: | 10.6342/NTU202503352 |
| 全文授權: | 同意授權(全球公開) |
| 電子全文公開日期: | 2025-08-22 |
| 顯示於系所單位: | 電信工程學研究所 |
文件中的檔案:
| 檔案 | 大小 | 格式 | |
|---|---|---|---|
| ntu-113-2.pdf | 7.53 MB | Adobe PDF | 檢視/開啟 |
系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。
