請用此 Handle URI 來引用此文件：
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/98465完整後設資料紀錄
| DC 欄位 | 值 | 語言 |
|---|---|---|
| dc.contributor.advisor | 李峻霣 | zh_TW |
| dc.contributor.advisor | Jiun-Yun Li | en |
| dc.contributor.author | 陳彥洋 | zh_TW |
| dc.contributor.author | Yen-Yang Chen | en |
| dc.date.accessioned | 2025-08-14T16:13:29Z | - |
| dc.date.available | 2025-08-15 | - |
| dc.date.copyright | 2025-08-14 | - |
| dc.date.issued | 2025 | - |
| dc.date.submitted | 2025-07-27 | - |
| dc.identifier.citation | [1] O. Moutanabbir et al., "Monolithic infrared silicon photonics: The rise of (Si)GeSn semiconductors," Applied Physics Letters, vol. 118, no. 11, p. 110502, 2021.
[2] S. Wirths et al., "Lasing in direct-bandgap GeSn alloy grown on Si," Nature photonics, vol. 9, no. 2, pp. 88-92, 2015. [3] Z. Song et al., "Band structure of Ge1− xSnx alloy: A full-zone 30-band k· p model," New Journal of Physics, vol. 21, no. 7, p. 073037, 2019. [4] S. Wirths, D. Buca, and S. Mantl, "Si–Ge–Sn alloys: From growth to applications," Progress in crystal growth and characterization of materials, vol. 62, no. 1, pp. 1-39, 2016. [5] G.-E. Chang, S.-Q. Yu, J. Liu, H.-H. Cheng, R. A. Soref, and G. Sun, "Achievable performance of uncooled homojunction GeSn mid-infrared photodetectors," IEEE Journal of Selected Topics in Quantum Electronics, vol. 28, no. 2: Optical Detectors, pp. 1-11, 2021. [6] R. Pillarisetty, "Academic and industry research progress in germanium nanodevices," Nature, vol. 479, no. 7373, pp. 324-328, 2011. [7] J. D. Sau and M. L. Cohen, "Possibility of increased mobility in Ge-Sn alloy system," Physical Review B—Condensed Matter and Materials Physics, vol. 75, no. 4, p. 045208, 2007. [8] S. Mukhopadhyay, B. Mukhopadhyay, G. Sen, and P. Basu, "Maximum theoretical electron mobility in n-type Ge 1− x Sn x due to minimum doping requirement set by intrinsic carrier density," Journal of Computational Electronics, vol. 20, pp. 274-279, 2021. [9] K. Y. Tien, Y.-Y. Chen, C.-Y. Liu, H. S. Kao, and J.-Y. Li, "Extremely High Electron Mobility in GeSn Epitaxial Films by Chemical Vapor Deposition," Advanced Electronics Materials, vol. 11, no. 11, 2025. [10] Y.-S. Huang et al., "High-mobility CVD-grown Ge/strained Ge 0.9 Sn 0.1/Ge quantum-well pMOSFETs on Si by optimizing Ge cap thickness," IEEE Transactions on Electron Devices, vol. 64, no. 6, pp. 2498-2504, 2017. [11] Y. Chuang, C.-Y. Liu, G.-L. Luo, and J.-Y. Li, "Electron mobility enhancement in GeSn n-channel MOSFETs by tensile strain," IEEE Electron Device Letters, vol. 42, no. 1, pp. 10-13, 2020. [12] C. Y. Liu et al., "Room‐temperature negative differential resistance and high tunneling current density in GeSn Esaki diodes," Advanced Materials, vol. 34, no. 41, p. 2203888, 2022. [13] M. Liu et al., "Design of GeSn-based heterojunction-enhanced N-channel tunneling FET with improved subthreshold swing and ON-state current," IEEE Transactions on Electron Devices, vol. 62, no. 4, pp. 1262-1268, 2015. [14] G. Han et al., "GeSn quantum well p-channel tunneling FETs fabricated on Si (001) and (111) with improved subthreshold swing," IEEE Electron Device Letters, vol. 37, no. 6, pp. 701-704, 2016. [15] S. A. Ghetmiri et al., "Direct-bandgap GeSn grown on silicon with 2230 nm photoluminescence," Applied Physics Letters, vol. 105, no. 15, 2014. [16] D. Stange et al., "Optical transitions in direct-bandgap Ge1–x Sn x alloys," ACS photonics, vol. 2, no. 11, pp. 1539-1545, 2015. [17] L. Liu, R. Liang, J. Wang, and J. Xu, "Investigation on the effective mass of Ge1− xSnx alloys and the transferred-electron effect," Applied Physics Express, vol. 8, no. 3, p. 031301, 2015. [18] L. Liu, R. Liang, J. Wang, and J. Xu, "Enhanced carrier mobility and direct tunneling probability of biaxially strained Ge1− xSnx alloys for field-effect transistors applications," Journal of Applied Physics, vol. 117, no. 18, 2015. [19] S. Gupta, B. Magyari-Köpe, Y. Nishi, and K. C. Saraswat, "Achieving direct band gap in germanium through integration of Sn alloying and external strain," Journal of Applied Physics, vol. 113, no. 7, 2013. [20] W. Du et al., "Competition of optical transitions between direct and indirect bandgaps in Ge1− xSnx," Applied Physics Letters, vol. 105, no. 5, 2014. [21] S. Gupta et al., "Towards high mobility GeSn channel nMOSFETs: Improved surface passivation using novel ozone oxidation method," in 2012 International Electron Devices Meeting, pp. 16.2. 1-16.2. 4, 2012. [22] T.-H. Liu et al., "High-mobility GeSn n-channel MOSFETs by low-temperature chemical vapor deposition and microwave annealing," IEEE Electron Device Letters, vol. 39, no. 4, pp. 468-471, 2018. [23] K. Han et al., "First demonstration of complementary FinFETs and tunneling FinFETs co-integrated on a 200 mm GeSnOI substrate: A pathway towards future hybrid nano-electronics systems," in 2019 Symposium on VLSI Technology, pp. T182-T183, 2019. [24] M. Liu et al., "Vertical GeSn nanowire MOSFETs for CMOS beyond silicon," Communications Engineering, vol. 2, no. 1, p. 7, 2023. [25] D. K. Schroder, Semiconductor material and device characterization, John Wiley & Sons, 2015. [26] H.-C. Luan et al., "High-quality Ge epilayers on Si with low threading-dislocation densities," Applied physics letters, vol. 75, no. 19, pp. 2909-2911, 1999. [27] S.-i. Kobayashi, Y. Nishi, and K. Saraswat, "Effect of isochronal hydrogen annealing on surface roughness and threading dislocation density of epitaxial Ge films grown on Si," Thin Solid Films, vol. 518, no. 6, pp. S136-S139, 2010. [28] P. Jahandar and M. Myronov, "Impact of strain relaxation on the growth rate of heteroepitaxial germanium tin binary alloy," Journal of Semiconductors, vol. 45, no. 10, p. 102101, 2024. [29] F. Stern and W. Howard, "Properties of semiconductor surface inversion layers in the electric quantum limit," Physical Review, vol. 163, no. 3, p. 816, 1967. [30] Y. Taur and T. H. Ning, Fundamentals of modern VLSI devices, Cambridge university press, 2021. [31] H. Oka, T. Inaba, S. Iizuka, H. Asai, K. Kato, and T. Mori, "Effect of conduction band edge states on coulomb-limiting electron mobility in cryogenic MOSFET operation," in 2022 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits), pp. 334-335, 2022. [32] W. Zhu, J.-P. Han, and T. Ma, "Mobility measurement and degradation mechanisms of MOSFETs made with ultrathin high-k dielectrics," IEEE Transactions on Electron Devices, vol. 51, no. 1, pp. 98-105, 2004. [33] R. Zhang, N. Taoka, P.-C. Huang, M. Takenaka, and S. Takagi, "1-nm-thick EOT high mobility Ge n-and p-MOSFETs with ultrathin GeO x/Ge MOS interfaces fabricated by plasma post oxidation," in 2011 International Electron Devices Meeting, pp. 28.3. 1-28.3. 4, 2011. [34] H. Lan and C. Liu, "Band alignments at strained Ge1− xSnx/relaxed Ge1− ySny heterointerfaces," Journal of Physics D: Applied Physics, vol. 50, no. 13, p. 13LT02, 2017. [35] K. Qian et al., "Secondary epitaxy of high Sn fraction GeSn layer on strain-relaxed GeSn virtue substrate by molecular beam epitaxy," Journal of Physics D: Applied Physics, vol. 56, no. 7, p. 075101, 2023. [36] R. Olesinski and G. Abbaschian, "The Ge− Sn (germanium− tin) system," Bulletin of Alloy Phase Diagrams, vol. 5, no. 3, pp. 265-271, 1984. [37] F. Gencarelli et al., "Low-temperature Ge and GeSn chemical vapor deposition using Ge2H6," Thin Solid Films, vol. 520, no. 8, pp. 3211-3215, 2012. [38] H. Wang et al., "First monolithic integration of group IV waveguide photodetectors and modulators on 300 mm Si substrates for 2-μm wavelength optoelectronic integrated circuit," in 2022 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits), pp. 407-408, 2022. [39] V. Shah, A. Dobbie, M. Myronov, and D. R. Leadley, "Effect of layer thickness on structural quality of Ge epilayers grown directly on Si (001)," Thin Solid Films, vol. 519, no. 22, pp. 7911-7917, 2011. [40] A. Mosleh et al., "Direct Growth of Ge1− x Sn x Films on Si Using a Cold-Wall Ultra-High Vacuum Chemical-Vapor-Deposition System," Frontiers in Materials, vol. 2, p. 30, 2015. [41] H. Cai et al., "Thickness-dependent behavior of strain relaxation and Sn segregation of GeSn epilayer during rapid thermal annealing," Journal of Alloys and Compounds, vol. 904, p. 164068, 2022. [42] W. Takeuchi, T. Asano, Y. Inuzuka, M. Sakashita, O. Nakatsuka, and S. Zaima, "Characterization of shallow-and deep-level defects in undoped Ge1− xSnx epitaxial layers by electrical measurements," ECS Journal of Solid State Science and Technology, vol. 5, no. 4, p. P3082, 2015. [43] D. Chen et al., "Ultralow temperature ramping rate of LT to HT for the growth of high quality Ge epilayer on Si (1 0 0) by RPCVD," Applied Surface Science, vol. 299, pp. 1-5, 2014. [44] W. Dou et al., "Investigation of GeSn strain relaxation and spontaneous composition gradient for low-defect and high-Sn alloy growth," Scientific reports, vol. 8, no. 1, p. 5640, 2018. [45] S. Assali, J. Nicolas, and O. Moutanabbir, "Enhanced Sn incorporation in GeSn epitaxial semiconductors via strain relaxation," Journal of Applied Physics, vol. 125, no. 2, 2019. [46] M. Ball and D. McCartney, "The measurement of atomic number and composition in an SEM using backscattered detectors," Journal of Microscopy, vol. 124, no. 1, pp. 57-68, 1981. [47] V. K. Pecharsky and P. Y. Zavalij, Fundamentals of diffraction, Springer, 2003. [48] M. Albrecht et al., "Surface ripples, crosshatch pattern, and dislocation formation: Cooperating mechanisms in lattice mismatch relaxation," Applied physics letters, vol. 67, no. 9, pp. 1232-1234, 1995. [49] M. A. Mahjoub et al., "Impact of wet treatments on the electrical performance of Ge0. 9Sn0. 1-based p-MOS capacitors," ACS Applied Electronic Materials, vol. 1, no. 2, pp. 260-268, 2019. [50] G. Krieger, G. Spadini, P. P. Cuevas, and J. Schuur, "Shadowing effects due to tilted arsenic source/drain implant," IEEE transactions on electron devices, vol. 36, no. 11, pp. 2458-2461, 1989. [51] Y.-J. Yang, W. Ho, C.-F. Huang, S. Chang, and C. Liu, "Electron mobility enhancement in strained-germanium n-channel metal-oxide-semiconductor field-effect transistors," Applied Physics Letters, vol. 91, no. 10, 2007. [52] C.-S. Lin et al., "Anomalous capacitance induced by GIDL in p-channel LTPS TFTs," IEEE electron device letters, vol. 30, no. 11, pp. 1179-1181, 2009. [53] J. H. Stathis and S. Zafar, "The negative bias temperature instability in MOS devices: A review," Microelectronics Reliability, vol. 46, no. 2-4, pp. 270-286, 2006. [54] R. Gao, Z. Ji, J. F. Zhang, J. Marsland, and W. D. Zhang, "As-grown-generation model for positive bias temperature instability," IEEE Transactions on Electron Devices, vol. 65, no. 9, pp. 3662-3668, 2018. [55] S. Gupta et al., "GeSn channel nMOSFETs: Material potential and technological outlook," in 2012 Symposium on VLSI Technology (VLSIT), pp. 95-96, 2012. [56] H.-S. Wong, M. H. White, T. J. Krutsick, and R. V. Booth, "Modeling of transconductance degradation and extraction of threshold voltage in thin oxide MOSFET's," Solid-State Electronics, vol. 30, no. 9, pp. 953-968, 1987. [57] J. Koomen, "Investigation of the MOST channel conductance in weak inversion," Solid-State Electronics, vol. 16, no. 7, pp. 801-810, 1973. [58] E. H. Nicollian and J. R. Brews, MOS (metal oxide semiconductor) physics and technology, John Wiley & Sons, 2002. [59] S. M. Thomas et al., "Improved effective mobility extraction in MOSFETs," Solid-state electronics, vol. 53, no. 12, pp. 1252-1256, 2009. [60] K. Roy, S. Mukhopadhyay, and H. Mahmoodi-Meimand, "Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits," Proceedings of the IEEE, vol. 91, no. 2, pp. 305-327, 2003. [61] S. Kim, J. Gupta, N. Bhargava, M. Coppinger, and J. Kolodzey, "Current–voltage characteristics of GeSn/Ge heterojunction diodes grown by molecular beam epitaxy," IEEE electron device letters, vol. 34, no. 10, pp. 1217-1219, 2013. [62] K. Lee et al., "Gate-induced-drain-leakage (GIDL) in CMOS enhanced by mechanical stress," IEEE Transactions on Electron Devices, vol. 69, no. 4, pp. 2214-2217, 2022. [63] K. Sewell and F. Murphy-Armando, "First-Principles Calculation of Alloy Scattering and n-type Mobility in Strained GeSn," arXiv preprint arXiv:2410.14478, 2024. [64] A. Giunto and A. Fontcuberta i Morral, "Defects in Ge and GeSn and their impact on optoelectronic properties," Applied Physics Reviews, vol. 11, no. 4, 2024. [65] S. Ghosh, G. Sun, T. A. Morgan, G. T. Forcherio, H.-H. Cheng, and G.-E. Chang, "Dark current analysis on GeSn pin photodetectors," Sensors, vol. 23, no. 17, p. 7531, 2023. [66] S. M. Sze, Y. Li, and K. K. Ng, Physics of semiconductor devices, John wiley & sons, 2021. [67] T. Chan, J. Chen, P. Ko, and C. Hu, "The impact of gate-induced drain leakage current on MOSFET scaling," in 1987 International Electron Devices Meeting, pp. 718-721, 1987. [68] C. K. Dabhi, A. S. Roy, and Y. S. Chauhan, "Compact modeling of temperature-dependent gate-induced drain leakage including low-field effects," IEEE Transactions on Electron Devices, vol. 66, no. 7, pp. 2892-2897, 2019. [69] A. B. Carlson, Circuits: engineering concepts and analysis of linear electric circuits, 2000. [70] J. Castillo-Saenz et al., "Properties of Al2O3 thin films grown by PEALD at low temperature using H2O and O2 plasma oxidants," Coatings, vol. 11, no. 10, p. 1266, 2021. [71] C. Schulte-Braucks et al., "Correlation of bandgap reduction with inversion response in (Si) GeSn/high-k/metal stacks," ACS applied materials & interfaces, vol. 9, no. 10, pp. 9102-9109, 2017. [72] H. S. Haddara and M. El-Sayed, "Conductance technique in MOSFETs: Study of interface trap properties in the depletion and weak inversion regimes," Solid-state electronics, vol. 31, no. 8, pp. 1289-1298, 1988. [73] R. Soref, J. Hendrickson, and J. W. Cleary, "Mid-to long-wavelength infrared plasmonic-photonics using heavily doped n-Ge/Ge and n-GeSn/GeSn heterostructures," Optics express, vol. 20, no. 4, pp. 3814-3824, 2012. [74] D.-S. Jeon and D. E. Burk, "MOSFET electron inversion layer mobilities-a physically based semi-empirical model for a wide temperature range," IEEE Transactions on Electron Devices, vol. 36, no. 8, pp. 1456-1463, 1989. [75] S.-i. Takagi, A. Toriumi, M. Iwase, and H. Tango, "On the universality of inversion layer mobility in Si MOSFET's: Part I-effects of substrate impurity concentration," IEEE Transactions on Electron Devices, vol. 41, no. 12, pp. 2357-2362, 1994. [76] C. Leitz, M. Currie, M. Lee, Z.-Y. Cheng, D. Antoniadis, and E. Fitzgerald, "Hole mobility enhancements and alloy scattering-limited mobility in tensile strained Si/SiGe surface channel metal–oxide–semiconductor field-effect transistors," Journal of Applied Physics, vol. 92, no. 7, pp. 3745-3751, 2002. [77] P.-M. Chow and K.-L. Wang, "A new AC technique for accurate determination of channel charge and mobility in very thin gate MOSFET's," IEEE transactions on electron devices, vol. 33, no. 9, pp. 1299-1304, 1986. [78] K. Sewell and F. Murphy-Armando, "First-Principles Calculation of Alloy Scattering and n-type Mobility in Strained GeSn," Physical Review Applied, vol. 23, p. 014074, 2025. [79] D. Kuzum, A. J. Pethe, T. Krishnamohan, and K. C. Saraswat, "Ge (100) and (111) N-and P-FETs with high mobility and low-$ T $ mobility characterization," IEEE transactions on electron devices, vol. 56, no. 4, pp. 648-655, 2009. [80] A. Beckers, F. Jazaeri, A. Grill, S. Narasimhamoorthy, B. Parvais, and C. Enz, "Physical model of low-temperature to cryogenic threshold voltage in MOSFETs," IEEE Journal of the Electron Devices Society, vol. 8, pp. 780-788, 2020. [81] H. Su et al., "A physical charge-based analytical threshold voltage model for cryogenic CMOS design," IEEE Journal of the Electron Devices Society, vol. 12, pp. 859-867, 2024. [82] M. Cassé, K. Tachi, S. Thiele, and T. Ernst, "Spectroscopic charge pumping in Si nanowire transistors with a high-κ/metal gate," Applied Physics Letters, vol. 96, no. 12, 2010. [83] A. Appaswamy, P. Chakraborty, and J. D. Cressler, "Influence of interface traps on the temperature sensitivity of MOSFET drain-current variations," IEEE Electron Device Letters, vol. 31, no. 5, pp. 387-389, 2010. [84] Y. Liu, L. Lang, Y. Chang, Y. Shan, X. Chen, and Y. Dong, "Cryogenic characteristics of multinanoscales field-effect transistors," IEEE Transactions on Electron Devices, vol. 68, no. 2, pp. 456-463, 2020. [85] H. Bohuslavskyi et al., "Cryogenic subthreshold swing saturation in FD-SOI MOSFETs described with band broadening," IEEE Electron Device Letters, vol. 40, no. 5, pp. 784-787, 2019. [86] A. Beckers, F. Jazaeri, and C. Enz, "Theoretical limit of low temperature subthreshold swing in field-effect transistors," IEEE Electron Device Letters, vol. 41, no. 2, pp. 276-279, 2019. [87] Y. Kawaguchi, T. Suzuki, and S. Kawaji, "Carrier concentration dependence and temperature dependence of mobility in silicon (100) N-channel inversion layers at low temperatures," Solid State Communications, vol. 36, no. 3, pp. 257-259, 1980. [88] N. Ma and D. Jena, "Charge scattering and mobility in atomically thin semiconductors," Physical Review X, vol. 4, no. 1, p. 011043, 2014. [89] W. Yu et al., "Experimental Investigation on Alloy Scattering in sSi/${\\rm Si} _ {0.5}{\\rm Ge} _ {0.5} $/sSOI Quantum-Well p-MOSFET," IEEE Transactions on Electron Devices, vol. 61, no. 4, pp. 950-952, 2014. [90] K. Toprasertpong, M. Takenaka, and S. Takagi, "Direct observation of interface charge behaviors in FeFET by quasi-static split CV and Hall techniques: Revealing FeFET operation," in 2019 IEEE International Electron Devices Meeting (IEDM), pp. 23.7. 1-23.7. 4, 2019. [91] K. Sumita, K. Toprasertpong, M. Takenaka, and S. Takagi, "Evaluation of interface traps inside the conduction band of InAs-on-insulator nMOSFET by self-consistent Hall-QSCV method," Applied Physics Letters, vol. 119, no. 10, 2021. [92] P. Kaul et al., "Phase‐Coherent Transport in GeSn Alloys on Si," Advanced Electronic Materials, vol. 11, no. 2, p. 2400565, 2025. [93] A. Sedra, K. Smith, T. C. Carusone, and V. Gaudet, "Microelectronic circuits 8th edition," Chapter, vol. 14, pp. 1235-1236, 2020. [94] D. A. Neamen, Semiconductor physics and devices: basic principles, McGraw-hill, 2011. [95] S. Gupta et al., "Density and capture cross-section of interface traps in GeSnO2 and GeO2 grown on heteroepitaxial GeSn," ACS applied materials & interfaces, vol. 8, no. 21, pp. 13181-13186, 2016. [96] B. Liu et al., "Surface roughness scattering in two dimensional electron gas channel," Applied Physics Letters, vol. 97, no. 26, 2010. [97] D. Esseni and F. Driussi, "A quantitative error analysis of the mobility extraction according to the Matthiessen rule in advanced MOS transistors," IEEE Transactions on Electron Devices, vol. 58, no. 8, pp. 2415-2422, 2011. [98] R. Su et al., "Comprehensive Understanding of the Mobility Scattering Mechanisms and Evaluation of the Universal Mobility in Ultra-Thin-Body Ge-OI p-and n-MOSFETs," IEEE Transactions on Electron Devices, 2024. [99] A. Saxena and A. Adams, "Determination of alloy scattering potential in Ga1− x Al x As alloys," Journal of applied physics, vol. 58, no. 7, pp. 2640-2645, 1985. [100] H. Nomura, R. Suzuki, T. Kutsuki, T. Saraya, and T. Hiramoto, "Mechanisms of high hole mobility in (100) nanowire pMOSFETs with width of less than 10nm," in 2012 13th International Conference on Ultimate Integration on Silicon (ULIS), pp. 41-44, 2012. [101] G. Mazzoni, A. L. Lacaita, L. M. Perron, and A. Pirovano, "On surface roughness-limited mobility in highly doped n-MOSFET's," IEEE Transactions on Electron Devices, vol. 46, no. 7, pp. 1423-1428, 1999. [102] J. H. Davies, The physics of low-dimensional semiconductors: an introduction, Cambridge university press, 1998. [103] A. Hartstein, A. Fowler, and M. Albert, "Temperature dependence of scattering in the inversion layer," Surface Science, vol. 98, no. 1-3, pp. 181-190, 1980. [104] S. Villa, A. L. Lacaita, L. M. Perron, and R. Bez, "A physically-based model of the effective mobility in heavily-doped n-MOSFETs," IEEE Transactions on Electron Devices, vol. 45, no. 1, pp. 110-115, 1998. [105] B. K. Ridley, Quantum processes in semiconductors, Oxford university press, 2013. [106] T. Ando, A. B. Fowler, and F. Stern, "Electronic properties of two-dimensional systems," Reviews of Modern Physics, vol. 54, no. 2, p. 437, 1982. [107] Y. Zhao, H. Matsumoto, T. Sato, S. Koyama, M. Takenaka, and S. Takagi, "A Novel Characterization Scheme of $\\hbox {Si/SiO} _ {2} $ Interface Roughness for Surface Roughness Scattering-Limited Mobilities of Electrons and Holes in Unstrained-and Strained-Si MOSFETs," IEEE transactions on electron devices, vol. 57, no. 9, pp. 2057-2066, 2010. | - |
| dc.identifier.uri | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/98465 | - |
| dc.description.abstract | 鍺錫 (GeSn) 合金因其具備直接能隙、高載子遷移率，以及與矽積體電路技術的相容性，在光電與電子應用領域中引起廣泛關注。儘管已有諸多研究展示出高性能的鍺錫元件，關於鍺錫由間接能隙轉變為直接能隙之機制，仍未獲得完整的理解。過往相關的實驗研究多半聚焦於光學特性，對於電性方面的探究則相對稀少。因此，本論文旨在探討鍺錫由間接能隙轉變為直接能隙對於電子傳輸特性造成的影響。
本研究使用化學氣相沉積 (CVD) 技術，成長高品質且應變鬆弛的鍺磊晶結構及錫原子比例分別為 4.5% 與 10.5% 的鍺錫磊晶結構。隨後製備鍺（錫） n 型金氧半場效電晶體 (n-MOSFETs)，並於 300 K 至 4 K 的溫度範圍內進行電性特性分析。在 300 K 時，隨著錫原子比例增加，元件的關閉電流上升而開態電流下降，推測原因分別為接面漏電流的增加與合金散射效應的加劇。在所有元件中，於積累區與空乏區皆觀察到異常高的閘極–通道電容，其成因為接面在交流訊號的驅動下提供了大量的多數載子（電洞）。本文提出一種方法，未來可用於校正關閉電流對閘極電容和等效遷移率的影響，適合應用於能隙小、遷移率高的電晶體，如鍺錫、砷化銦 (InAs) 及銻化銦 (InSb) n 型金氧半場效電晶體。當溫度自 300 K 降低至 4 K 時，隨著接面漏電流受到抑制，所有元件的關閉電流皆呈現單調遞減。然而，開態電流隨溫度的變化則呈現出較為複雜的行為。為便於分析，本研究採用分裂電容–電壓方法，以分離開態電流對電子濃度與遷移率的依賴性。在強反轉區中，閘極–通道電容對溫度的微幅變化，可歸因於反轉層電子在交流訊號驅動下的供應對溫度的變化。最後，本研究探討了電子的等效遷移率。隨著錫原子比例提升至 10.5%，遷移率隨溫度變化的趨勢由原先的單調遞減，轉變為在 100 K 至 20 K 之間出現異常上升的行為。此現象可歸因於直接能隙 Ge0.895Sn0.105 元件中的遷移率提升，此提升係由隨著溫度降低，Γ 谷中電子數量的增加所致。根據傳輸特性的結果可推論，鍺錫材料中由間接能隙轉變為直接能隙的轉換範圍，發生於錫原子比例介於 4.5% 與 10.5% 之間。 | zh_TW |
| dc.description.abstract | Germanium-tin (GeSn) alloys have attracted great attention for both optoelectronic and electronic applications due to their direct-bandgap characteristics, high carrier mobility, and compatibility with Si VLSI technology. While numerous studies have demonstrated high-performance GeSn devices, the understanding of indirect-to-direct bandgap transition in GeSn remains incomplete. Previous experimental studies have predominantly focused on optical aspects, with limited electrical data available. This thesis investigates the impact of the indirect-to-direct bandgap transition on electron transport properties in GeSn.
High-quality, strain-relaxed Ge, Ge0.955Sn0.045, and Ge0.895Sn0.105 epitaxial structures are grown using chemical vapor deposition. Ge(Sn) n-type metal-oxide-semiconductor field-effect transistors (n-MOSFETs) are fabricated and characterized at temperatures of 300 K to 4 K. At 300 K, the off-state current increases and the on-state current decreases with the Sn fraction due to enhanced junction leakage and alloy scattering, respectively. Abnormally high gate-to-channel capacitance is observed in the accumulation and depletion regimes across all devices due to a large supply of majority carriers (holes) through the junctions in response to the AC signals. A method is proposed for future calibration of the off-state leakage effect on CGC, and consequently, mobility extraction, which can be applied to small-bandgap, high-mobility transistors such as GeSn, InAs, and InSb n-MOSFETs. As the temperature decreases from 300 K to 4 K, the off-state current decreases monotonically across all devices due to the suppressed junction leakage. The on-state current, however, exhibits a complex trend with temperature. To facilitate analysis, the dependence of on-state current on both electron density and mobility is decoupled using a split C-V method. The slight temperature dependence of gate-to-channel capacitance in the strong inversion regime is a result of the temperature-depend-ent supply of inverted electrons in response to the AC signals. Lastly, the electron effec-tive mobility is investigated. As the Sn fraction increases up to 10.5 at%, the trend of mobility over temperature transitioned from a monotonic decrease to one exhibiting an anomalous upturn between 100 K and 20 K. This is attributed to the mobility enhance-ment in the direct-bandgap Ge0.895Sn0.105¬ device due to an increased electron population in the Γ-valley as the temperature decreases. Based on the transport results, the indirect-to-direct bandgap transition in GeSn is identified to occur between Sn fractions of 4.5 at% and 10.5 at%. | en |
| dc.description.provenance | Submitted by admin ntu (admin@lib.ntu.edu.tw) on 2025-08-14T16:13:29Z No. of bitstreams: 0 | en |
| dc.description.provenance | Made available in DSpace on 2025-08-14T16:13:29Z (GMT). No. of bitstreams: 0 | en |
| dc.description.tableofcontents | 口試委員會審定書 i
謝誌 ii 中文摘要 iv ABSTRACT v CONTENTS vii LIST OF FIGURES x LIST OF TABLES xxi Chapter 1 Introduction 1 1.1 Motivation 1 1.2 Tunable Band Structure of GeSn 3 1.3 Thesis Outline 9 Chapter 2 Fabrication and Characterization of Ge(Sn) n-MOSFETs 10 2.1 Introduction 10 2.1.1 Planar GeSn n-MOSFETs 11 2.1.2 Mesa GeSn n-MOSFETs 12 2.1.3 Surface-Capped GeSn n-MOSFETs 13 2.2 Experiment 15 2.2.1 Material Growth and Analysis 15 2.2.2 Device Fabrication 20 2.2.3 Device Characterization 22 2.3 Room-Temperature Device Characteristics 27 2.3.1 Transfer I-V Characteristics 28 2.3.2 Split C-V Characteristics 34 2.3.3 Split G-V Characteristics 50 2.3.4 µeff-Ninv Characteristics 56 2.4 Summary 59 Chapter 3 Electron Transport Properties in Ge(Sn) n-MOSFETs 60 3.1 Introduction 60 3.2 Cryogenic Device Characteristics 63 3.2.1 Transfer I-V Characteristics 63 3.2.2 Split C-V Characteristics 67 3.3 Electron Mobility in Ge(Sn) n-MOSFETs 78 3.3.1 Effective Mobility vs. Inversion Carrier Density 78 3.3.2 Effective Mobility vs. Temperature 80 3.4 Summary 86 Chapter 4 Conclusion and Future Work 87 4.1 Conclusion 87 4.2 Future Work 89 REFERENCES 91 Appendix A Derivation of the Circuit Capacitance of Small-Signal Models 103 A.1 Accumulation Regime (VOV = –2 V) 103 A.2 Depletion Regime (VOV ~ –0.5 V) 108 A.3 Strong Inversion Regime (VOV = 2 V) 110 Appendix B Scattering Mechanisms in n-MOSFETs 115 B.1 Overview 115 B.2 Surface Roughness Scattering 117 B.2.1 The Physical Mechanism 117 B.2.2 The Temperature Dependence 118 B.2.3 The Density Dependence 118 B.3 Phonon and Alloy Scattering 119 B.3.1 The Physical Mechanism 119 B.3.2 The Temperature Dependence 119 B.3.3 The Density Dependence 120 B.4 Coulomb Scattering 120 B.4.1 The Physical Mechanism 121 B.4.2 The Temperature Dependence 121 B.4.3 The Density Dependence 125 PUBLICATION LIST 127 | - |
| dc.language.iso | en | - |
| dc.subject | 金氧半場效電晶體 | zh_TW |
| dc.subject | 鍺錫 | zh_TW |
| dc.subject | 小訊號模型 | zh_TW |
| dc.subject | 電子遷移率 | zh_TW |
| dc.subject | 間接能隙至直接能隙的轉變 | zh_TW |
| dc.subject | indirect-to-direct bandgap transition | en |
| dc.subject | electron mobility | en |
| dc.subject | small-signal model | en |
| dc.subject | metal-oxide-semiconductor field-effect transis-tor (MOSFET) | en |
| dc.subject | germanium-tin (GeSn) | en |
| dc.title | 鍺（錫）金氧半場效電晶體的低溫電子傳輸特性 | zh_TW |
| dc.title | Electron Transport in Ge(Sn) Metal-Oxide-Semiconductor Field-Effect Transistors at Cryogenic Temperatures | en |
| dc.type | Thesis | - |
| dc.date.schoolyear | 113-2 | - |
| dc.description.degree | 碩士 | - |
| dc.contributor.oralexamcommittee | 林浩雄;張書維;羅廣禮 | zh_TW |
| dc.contributor.oralexamcommittee | Hao-Hsiung Lin;Shu-Wei Chang;Guang-Li Luo | en |
| dc.subject.keyword | 鍺錫,金氧半場效電晶體,間接能隙至直接能隙的轉變,電子遷移率,小訊號模型, | zh_TW |
| dc.subject.keyword | germanium-tin (GeSn),metal-oxide-semiconductor field-effect transis-tor (MOSFET),indirect-to-direct bandgap transition,electron mobility,small-signal model, | en |
| dc.relation.page | 127 | - |
| dc.identifier.doi | 10.6342/NTU202502633 | - |
| dc.rights.note | 同意授權(全球公開) | - |
| dc.date.accepted | 2025-07-29 | - |
| dc.contributor.author-college | 電機資訊學院 | - |
| dc.contributor.author-dept | 電子工程學研究所 | - |
| dc.date.embargo-lift | 2025-08-15 | - |
| 顯示於系所單位： | 電子工程學研究所 | |
文件中的檔案：
| 檔案 | 大小 | 格式 | |
|---|---|---|---|
| ntu-113-2.pdf | 6.95 MB | Adobe PDF | 檢視/開啟 |
系統中的文件，除了特別指名其著作權條款之外，均受到著作權保護，並且保留所有的權利。