請用此 Handle URI 來引用此文件:
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/92622| 標題: | 基於壓控振盪器以及多量化器之應用於電流偵測二階三角積分器設計 Design of 2nd-order Delta Sigma Modulators with Voltage-Controlled Oscillator and Dual Quantizer for Current Sensing |
| 作者: | 侯家蓉 Chia-Jung Hou |
| 指導教授: | 林宗賢 Tsung-Hsien Lin |
| 關鍵字: | 離子感測場效電晶體,類比前端電路,直流電流抵銷系統,壓控震盪器,三角積分調變器,多量化器,偽偽差動,多輸入訊號感測器, ISFET,Analog Front-End,DC Current Cancellation System,Voltage-Controlled Oscillator,Delta-Sigma Modulator,Dual Quantization,Pseudo Pseudo Differential,Multi-Input Sensor, |
| 出版年 : | 2023 |
| 學位: | 碩士 |
| 摘要: | 本論文提出應用於離子感測場效電晶體感測器之類比前端校正電路及讀取電路,此電路的主要任務為將場效電晶體的輸出訊號轉換為數位輸出,同時將過大的直流偏壓電流消除。
本篇一共實作了兩個電路。第一顆晶片為一兩位元類比前端直流電流抵銷系統及二階五位元之連續時間三角積分調變器,此晶片實作於台積電180奈米製程。利用前景校正的方式,抵銷系統消除不含感測資訊之直流訊號,確保後端不會因此飽和的同時降低其輸入範圍要求。在讀取電路的部分,直接以電流作為輸入訊號以減少額外元件造成的耗能,重複使用前端系統的積分器以節省面積,第二級積分器則使用較高面積效益的壓控震盪器來實現。晶片核心面積為0.4212平方毫米,整體功耗為127.09微瓦特,在11.9微安培輸入電流下達到75.9 dB的信號與雜訊比(頻寬為1 kHz),在品質因素方面達到FoMs = 144.49 dB及FoMw = 14.01 pJ/conv。 第二顆晶片實作七位元類比前端直流電流抵銷系統及二階六位元之離散時間三角積分調變器,此晶片實作於台積電180奈米製程。讀取電路的部分,輸入訊號接收電壓、電流及溫度訊號,採用由一位元比較器及六位元連續漸進式類比數位轉換器組成的多量化器。以偽偽差動架構解決單端輸入系統不線性的問題。晶片核心面積為0.4051平方毫米,整體功耗為97.7微瓦特,在正負200毫伏特輸入電壓下達到74.02 dB的信號與雜訊比(頻寬為4 kHz),在品質因素方面達到FoMs = 150.14 dB及FoMw = 2.97 pJ/conv。 This thesis proposes the analog front-end (AFE) calibration system and readout circuit for the Ion-Sensitive Field-Effect Transistors (ISFETs) sensor. The main task is to cancel out the DC bias current of the sensor while converting the input signals into digital outputs. In this thesis, two circuits have been implemented. The first one realizes a 2-bit DC current cancellation system and an area-efficient voltage-controlled oscillator (VCO) based 2nd-order continues-time delta-sigma modulator (CTDSM). It is fabricated in a TSMC 180-nm process. The CTDSM takes a current input signal and reuses the integrator for the cancellation system to reduce power consumption. The core area of this chip is 0.4212 mm2 and the overall power consumption is 127.09 W. The SNR is 75.9 dB (with a bandwidth of 1 kHz) under 11.9 A input signal. The figure of merits (FoM) FoMs equals 144.86 dB and FoMw is 12.514 pJ/conv. The second one realizes a 7-bit cancellation system and 2nd-order discrete-time delta-sigma modulator (DTDSM) based on a dual-quantization architecture that employs a comparator and a 6-bit successive approximation register (SAR) analog-to-digital converter (ADC). The pseudo-pseudo differential (PPD) structure eliminates the non-linearity of single-ended structures. The core area of this chip is 0.388 mm2 and the overall power consumption is 97.7 W. The SNDR is 74.02 dB (with a bandwidth of 4 kHz) under ±200 mV input signal, achieving FoMs equal to 150.14 dB and FoMw is 2.97 pJ/conv. |
| URI: | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/92622 |
| DOI: | 10.6342/NTU202400951 |
| 全文授權: | 未授權 |
| 顯示於系所單位: | 電子工程學研究所 |
文件中的檔案:
| 檔案 | 大小 | 格式 | |
|---|---|---|---|
| ntu-112-2.pdf 未授權公開取用 | 8.21 MB | Adobe PDF |
系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。
