請用此 Handle URI 來引用此文件:
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/89156
完整後設資料紀錄
DC 欄位 | 值 | 語言 |
---|---|---|
dc.contributor.advisor | 呂良鴻 | zh_TW |
dc.contributor.advisor | Liang-Hung Lu | en |
dc.contributor.author | 曾鵬宇 | zh_TW |
dc.contributor.author | Peng-Yu Tseng | en |
dc.date.accessioned | 2023-08-30T16:06:26Z | - |
dc.date.available | 2023-11-09 | - |
dc.date.copyright | 2023-08-30 | - |
dc.date.issued | 2023 | - |
dc.date.submitted | 2023-07-13 | - |
dc.identifier.citation | [1] A. Hajimiri, H. Hashemi, A. Natarajan, X. Guan, and A. Komijani, “Integrated Phased Array Systems in Silicon,” Proceedings of the IEEE, vol. 93, no. 9, pp. 1637–1655, 2005.
[2] F. Tabarani, L. Boccia, T. Purtova, A. Shamsafar, H. Schumacher, and G. Amendola, “0.25-μm BiCMOS System-on-Chip for K-/Ka-Band Satellite Communication Transmit–Receive Active Phased Arrays,” IEEE Transactions on Microwave Theory and Techniques, vol. 66, no. 5, pp. 2325–2339, 2018. [3] H.-T. Kim, B.-S. Park, S.-S. Song, T.-S. Moon, S.-H. Kim, J.-M. Kim, J.-Y. Chang, and Y.-C. Ho, “A 28-GHz CMOS Direct Conversion Transceiver With Packaged 2 × 4 Antenna Array for 5G Cellular System,” IEEE Journal of Solid-State Circuits, vol. 53, no. 5, pp. 1245–1259, 2018. [4] K. Kibaroglu, M. Sayginer, and G. M. Rebeiz, “A Low-Cost Scalable 32-Element 28-GHz Phased Array Transceiver for 5G Communication Links Based on a 2 × 2 Beamformer Flip-Chip Unit Cell,” IEEE Journal of Solid-State Circuits, vol. 53, no. 5, pp. 1260–1274, 2018. [5] J. D. Dunworth, A. Homayoun, B.-H. Ku, Y.-C. Ou, K. Chakraborty, G. Liu, T. Segoria, J. Lerdworatawee, J. W. Park, H.-C. Park, H. Hedayati, D. Lu, P. Monat, K. Douglas, and V. Aparin, “A 28GHz Bulk-CMOS dual-polarization phased-array transceiver with 24 channels for 5G user and basestation equipment,” in 2018 IEEE International Solid - State Circuits Conference - (ISSCC), 2018, pp. 70–72. [6] S. Kundu and J. Paramesh, “A Compact, Supply-Voltage Scalable 45–66 GHz Baseband Combining CMOS Phased-Array Receiver,” IEEE Journal of Solid-State Circuits, vol. 50, no. 2, pp. 527–542, 2015. [7] M. Tabesh, J. Chen, C. Marcu, L. Kong, S. Kang, A. M. Niknejad, and E. Alon, “A 65 nm CMOS 4-Element Sub-34 mW/Element 60 GHz Phased-Array Transceiver,” IEEE Journal of Solid State Circuits, vol. 46, no. 12, pp. 3018–3032, 2011. [8] H. Hashemi, X. Guan, A. Komijani, and A. Hajimiri, “A 24-GHz SiGe phased-array receiver LO phase-shifting approach,” IEEE Transactions on Microwave Theory and Techniques, vol. 53, no. 2, pp. 614–626, 2005. [9] A. Natarajan, A. Komijani, X. Guan, A. Babakhani, and A. Hajimiri, “A 77-GHz Phased-Array Transceiver With On-Chip Antennas in Silicon: Transmitter and Local LO-Path Phase Shifting,” IEEE Journal of Solid-State Circuits, vol. 41, no. 12, pp. 2807–2819, 2006. [10] J. Pang, R. Wu, Y. Wang, M. Dome, H. Kato, H. Huang, A. Tharayil Narayanan, H. Liu, B. Liu, T. Nakamura, T. Fujimura, M. Kawabuchi, R. Kubozoe, T. Miura, D. Matsumoto, Z. Li, N. Oshima, K. Motoi, S. Hori, K. Kunihiro, T. Kaneko, A. Shirane, and K. Okada, “A 28-GHz CMOS Phased-Array Transceiver Based on LO Phase-Shifting Architecture With Gain Invariant Phase Tuning for 5G New Radio,” IEEE Journal of Solid-State Circuits, vol. 54, no. 5, pp. 1228–1242, 2019. [11] Y. A. Atesal, B. Cetinoneri, K. M. Ho, and G. M. Rebeiz, “A Two-Channel 8–20-GHz SiGe BiCMOS Receiver With Selectable IFs for Multibeam Phased-Array Digital Beamforming Applications,” IEEE Transactions on Microwave Theory and Techniques, vol. 59, no. 3, pp. 716–726, 2011. [12] B. Razavi, RF Microelectronics (2nd Edition) (Prentice Hall Communications Engineering and Emerging Technologies Series), 2nd ed. USA: Prentice Hall Press, 2011. [13] P.-Y. Chang, S.-H. Su, S. S. H. Hsu, W.-H. Cho, and J.-D. Jin, “An Ultra-Low-Power Transformer-Feedback 60 GHz Low-Noise Amplifier in 90 nm CMOS,” IEEE Microwave and Wireless Components Letters, vol. 22, no. 4, pp. 197–199, 2012. [14] M. Voltti, T. Koivisto, and E. Tiiliharju, “Comparison of active and passive mixers,” in 2007 18th European Conference on Circuit Theory and Design, 2007, pp. 890–893. [15] H.-S. Lee and B.-W. Min, “W-Band CMOS 4-Bit Phase Shifter for High Power and Phase Compression Points,” IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 62, no. 1, pp. 1–5, 2015. [16] Y.-J. Liang, K.-C. Chiang, Y.-H. Lin, H. Alsuraisry, J.-H. Tsai, and T.-W. Huang, “A 19-GHz 5-Bit Switch-Type Phase Shifter Design Using Phase Compensation Techniques,” in 2021 IEEE International Symposium on Radio-Frequency Integration Technology (RFIT), 2021, pp. 1–3. [17] F. Ellinger, R. Vogt, and W. Bachtold, “Ultracompact reflective-type phase shifter MMIC at C-band with 360/spl deg/ phase-control range for smart antenna combining,” IEEE Journal of Solid-State Circuits, vol. 37, no. 4, pp. 481–486, 2002. [18] B. Biglarbegian, M. R. Nezhad-Ahmadi, M. Fakharzadeh, and S. Safavi-Naeini, “Millimeter-Wave Reflective-Type Phase Shifter in CMOS Technology,” IEEE Microwave and Wireless Components Letters, vol. 19, no. 9, pp. 560–562, 2009. [19] B. Cetindogan, E. Ozeren, B. Ustundag, M. Kaynak, and Y. Gurbuz, “A 6 Bit Vector-Sum Phase Shifter With a Decoder Based Control Circuit for X-Band Phased-Arrays,” IEEE Microwave and Wireless Components Letters, vol. 26, no. 1, pp. 64–66, 2016. [20] Y.-T. Chang, Z.-W. Ou, H. Alsuraisry, A. Sayed, and H.-C. Lu, “A 28-GHz Low-Power Vector-Sum Phase Shifter Using Biphase Modulator and Current Reused Technique,” IEEE Microwave and Wireless Components Letters, vol. 28, no. 11, pp. 1014–1016, 2018. [21] J. Long, “Monolithic transformers for silicon RF IC design,” IEEE Journal of Solid-State Circuits, vol. 35, no. 9, pp. 1368–1382, 2000. [22] H.-T. Kim, B.-S. Park, S.-M. Oh, S.-S. Song, J.-M. Kim, S.-H. Kim, T.-S. Moon, S.-Y. Kim, J.-Y. Chang, S.-W. Kim, W.-S. Kang, S.-Y. Jung, G.-Y. Tak, J.-K. Du, Y.-S. Suh, and Y.-C. Ho, “A 28GHz CMOS direct conversion transceiver with packaged antenna arrays for 5G cellular system,” in 2017 IEEE Radio Frequency Integrated Circuits Symposium (RFIC), 2017, pp. 69–72. [23] W. L. Chan and J. R. Long, “A 58–65 GHz Neutralized CMOS Power Amplifier With PAE Above 10% at 1-V Supply,” IEEE Journal of Solid-State Circuits, vol. 45, no. 3, pp. 554–564, 2010. [24] N. Deferm and P. Reynaert, CMOS Front Ends for Millimeter Wave Wireless Communication Systems, ser. Analog Circuits and Signal Processing. Springer International Publishing, 2015. [Online]. Available: https://books.google.com.tw/books?id=JaqgBwAAQBAJ [25] A. Mazzanti, F. Svelto, and P. Andreani, “On the amplitude and phase errors of quadrature LC-tank CMOS oscillators,” IEEE Journal of Solid-State Circuits, vol. 41, no. 6, pp. 1305–1313, 2006. [26] F. Piri, M. Bassi, N. Lacaita, A. Mazzanti, and F. Svelto, “A >40dB IRR, 44% fractional-bandwidth ultra-wideband mm-wave quadrature LO generator for 5G networks in 55nm CMOS,” in 2018 IEEE International Solid - State Circuits Conference - (ISSCC), 2018, pp. 368–370. [27] F. Piri, E. Rahimi, M. Bassi, F. Svelto, and A. Mazzanti, “70–90-GHz Self-Tuned Polyphase Filter for Wideband I/Q LO Generation in a 55-nm BiCMOS Transmitter,” IEEE Solid-State Circuits Letters, vol. 2, no. 9, pp. 155–158, 2019. [28] J. Kaukovuori, K. Stadius, J. Ryynanen, and K. A. I. Halonen, “Analysis and Design of Passive Polyphase Filters,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 55, no. 10, pp. 3023–3037, 2008. [29] B.-Z. Lu, Y. Wang, Y.-C. Wu, C.-C. Chiong, and H. Wang, “A Submilliwatt K-Band Low-Noise Amplifier for Next Generation Radio Astronomical Receivers in 65-nm CMOS Process,” IEEE Microwave and Wireless Components Letters, vol. 30, no. 7, pp. 669–672, 2020. [30] J.-H. Cheng, C.-L. Hsieh, M.-H. Wu, J.-H. Tsai, and T.-W. Huang, “A 0.33 V 683 μW K-Band Transformer-Based Receiver Front-End in 65 nm CMOS Technology,” IEEE Microwave and Wireless Components Letters, vol. 25, no. 3, pp. 184–186, 2015. [31] Y. Ding, S. Vehring, and G. Boeck, “Design and implementation of an ultracompact lna with 23.5-db gain and 3.3-db noise figure,” IEEE Microwave and Wireless Components Letters, vol. 29, no. 6, pp. 406–408, 2019. [32] J. Zhang, D. Zhao, and X. You, “A 20-GHz 1.9-mW LNA Using gm-Boost and Current-Reuse Techniques in 65-nm CMOS for Satellite Communications,” IEEE Journal of Solid-State Circuits, vol. 55, no. 10, pp. 2714–2723, 2020. | - |
dc.identifier.uri | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/89156 | - |
dc.description.abstract | 為了提供全球各地網際網路的服務與更高的資料傳輸速度,低軌道衛星通訊的發展受到大量的關注與投資,對於使用者以及地面接收端來說,必須要即時追蹤衛星發射的訊號來調整不同時刻訊號接收的方向。因此,可以電子式的調控波束指向的相位陣列便成為其中必不可少的關鍵電路。
而為了評斷相位陣列的性能,相位誤差與增益誤差這兩項關鍵的指標常常用來評估其波束成形的效能。因此,本論文討論了相位誤差與增益誤差如何影響波束成形以及各種不同相移架構所帶來的優缺點。此外,也透過Matlab的模擬進一步驗證這些誤差對相位陣列各項參數帶來的影響。 在傳統的設計中,由於其架構簡單且易達到低功耗,射頻相移是最被廣泛使用的一種架構,然而相移器位於射頻訊號路徑會引入雜訊而降低整體的訊雜比,且使用於射頻相移中被動式的相移器也經常受到製程偏移影響而造成相位誤差與增益誤差。 為此,本論文提出一個適用於18-GHz Ku頻段的衛星通訊應用,使用本地振盪相移的18-GHz變壓器接收機前端電路,該電路使用了校正機制來改善波束成形的性能。藉助於本地振盪相移,可以消除相移器所貢獻的雜訊,所量測到的雜訊指數在6.2 dB的轉換增益下達到4.9 dB。在本地振盪路徑上加上了雙迴路校正機制來減少相位誤差與增益誤差,所量測到的相位誤差為2.78度,而增益誤差達到了0.03 dB,相較於目前已查詢過的論文,本電路達到了最好的增益誤差表現。 | zh_TW |
dc.description.abstract | To provide worldwide internet service and higher data rate, a lot of attention has been paid in low-earth orbit (LEO) satellite communications. For users and terrestrial terminals, it is essential to track the signal transmitted by LEO satellites in real time. As a result, the phased array that can steer the beam direction takes responsibility.
In order to evaluate the performance of the beamforming in a phased array, the key specifications—phase error and gain error must be analyzed. Hence, how the errors effect the beamforming has been verified by Matlab simulations and the properties of the phase-shifting architectures are also discussed in this thesis. In conventional designs, the RF phase shifting is the most widely used due to its simpler architecture and smaller power consumption. However, the phase shifter located in RF signal path could induce the noise to the receiver, degrades the overall SNR. The passive device used in RF phase shifter also suffers from process variation and then causes phase error and gain error. To this end, a receiver front-end with calibration mechanism based on LO phase shifting is proposed to improve beamforming performance for 18-GHz ku band SATCOM applications. With the aid of LO phase shifting, the noise contributed by the phase shifter can be eliminated. The measured conversion gain is 6.2 dB and the noise figure of 4.9 dB. The dual-loop calibration mechanism is adopted in LO path to reduce the phase error and gain error. Thanks to the calibration loop, the measured phase error of the receiver front-end is 2.78°, and the gain error is only 0.03 dB, which shows the best gain error performance compared to other surveyed papers. | en |
dc.description.provenance | Submitted by admin ntu (admin@lib.ntu.edu.tw) on 2023-08-30T16:06:26Z No. of bitstreams: 0 | en |
dc.description.provenance | Made available in DSpace on 2023-08-30T16:06:26Z (GMT). No. of bitstreams: 0 | en |
dc.description.tableofcontents | Chinese Approval i
Approval iii Acknowledgement v Chinese Abstract vii Abstract ix List of Figures xiii List of Tables xvii 1 Introduction 1 1.1 Motivation 1 1.2 Thesis Organization 2 2 Fundamentals of Phased-Array Receiver 3 2.1 Receiver for Phased-Array System 3 2.2 Architecture of the Phased Array 5 2.2.1 RF Phase Shifting 6 2.2.2 IF Phase Shifting 6 2.2.3 LO Phase Shifting 7 2.2.4 Digital Phase Shifting 7 2.3 Receiver Building Blocks 8 2.3.1 Low-Noise Amplifiers 8 2.3.2 Mixers 17 2.3.3 Phase Shifters 19 2.3.4 On-Chip Transformers 22 3 An 18-GHz Transformer-Based Receiver Front-End with Dual-Loop Calibration Based on LO Phase Shifting 25 3.1 Receiver Structure 25 3.2 Phase Shifter 33 3.2.1 Building Blocks 35 3.2.2 Loop Stability 41 3.3 Quadrature LO Generator 43 3.3.1 Building Blocks 46 3.3.2 Loop Stability 54 3.3.3 Offset Effect 55 3.3.4 PVT Phase Analysis 58 3.4 Receiver Front-End 59 3.4.1 Transformer-Based Low-Noise Amplifier 59 3.4.2 LNA-Mixer 63 3.5 Simulation Results 65 3.6 Summary 69 4 Experimental Results 71 4.1 PCB Design 71 4.2 Measurement Setups and Experimental Results 72 4.2.1 DC Measurement 73 4.2.2 S-Parameter Measurement 74 4.2.3 Conversion Gain and Noise Figure Measurement 75 4.2.4 Phase Measurement 77 4.3 Summary 80 5 Conclusion 81 Reference 85 | - |
dc.language.iso | en | - |
dc.title | 基於本地振盪相移使用雙迴路校正之18吉赫變壓器接收機前端 | zh_TW |
dc.title | An 18-GHz Transformer-Based Receiver Front-End with Dual-Loop Calibration Based on LO Phase Shifting | en |
dc.type | Thesis | - |
dc.date.schoolyear | 111-2 | - |
dc.description.degree | 碩士 | - |
dc.contributor.oralexamcommittee | 郭建男;陳巍仁 | zh_TW |
dc.contributor.oralexamcommittee | Chien-Nan Kuo;Wei-Zen Chen | en |
dc.subject.keyword | Ku頻段相位陣列,本地振盪相移,接收機前端,變壓器,相位誤差,增益誤差,雙迴路校正, | zh_TW |
dc.subject.keyword | Ku band phased array,LO phase shifting,receiver front-end,transformer,phase error,gain error,dual-loop calibration, | en |
dc.relation.page | 90 | - |
dc.identifier.doi | 10.6342/NTU202301547 | - |
dc.rights.note | 未授權 | - |
dc.date.accepted | 2023-07-14 | - |
dc.contributor.author-college | 電機資訊學院 | - |
dc.contributor.author-dept | 電子工程學研究所 | - |
顯示於系所單位: | 電子工程學研究所 |
文件中的檔案:
檔案 | 大小 | 格式 | |
---|---|---|---|
ntu-111-2.pdf 目前未授權公開取用 | 13.53 MB | Adobe PDF |
系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。