請用此 Handle URI 來引用此文件:
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/61789
完整後設資料紀錄
DC 欄位 | 值 | 語言 |
---|---|---|
dc.contributor.advisor | 李建模 | |
dc.contributor.author | Chieh-Chih Che | en |
dc.contributor.author | 車介智 | zh_TW |
dc.date.accessioned | 2021-06-16T13:13:16Z | - |
dc.date.available | 2013-08-14 | |
dc.date.copyright | 2013-08-14 | |
dc.date.issued | 2013 | |
dc.date.submitted | 2013-07-30 | |
dc.identifier.citation | References
[Acken 91] J. M. Acken and S. D. Millman, “Accurate modeling and simulation of birdging faults,” in Proc. of the Custom Integrated Circuits Conf, pp. 17.4.1-17.4.4, 1991. [Aitken 97] R. C. Aitken, “Modeling the Unmodelable: Algorithmic Fault Diagnosis,” IEEE Design & Test of Computers, vol 14, pp. 98-103, 1997. [Bartenstein 01] T. Bartenstein, D. Heaberlin, L. Huisman, and D. Sliwinski, “Diagnosing Combinational Logic Designs Using the Single Location At-a-time (SLAT) Paradigm,” in Proc. of Int’l Test Conf., pp. 287-296, 2001. [Brown 08] J. G. Brown and R. D. (Shawn) Blanton, “Automated Standard Cell Library Analysis for Improved Defect Modeling,” in Proc of Int’l Symposium on Quality Electronic Design, pp. 643-648, 2008. [Chen 13] P.-J. Chen, C.-C. Che, H. Jasmine Chao, K.-Y. Tsai, James C.-M. Li, S.-F. Kuo, P.-Y. Hsueh, Y.-Y. Chen and J.-N. Lee, “Statistical Diagnosis for Systematic Defects Based on Physical Features,” submitted to IEEE Trans. on Very Large Scale Integration (VLSI) Systems IET Computers & Digital Techniques, 2013. [Chen 14] P.-J. Chen, C.-C. Che, H. Jasmine Chao, James C.-M. Li, S.-F. Kuo, P.-Y. Hsueh, C.-Y. Kuo and J.-N. Lee, “Physical-aware Systematic Multiple Defect Diagnosis,” submitted to IET Computers & Digital Techniques, 2014. [Desineni 05] R. Desineni, R. D. (Shanw) Blanton, “Diagnosis of Arbitrary Defects Using neighborhood function extraction,” in Proc. of VLSI Test Symposium, pp. 366-373, 2005 [Desineni 06] R. Desineni, O. Poku, R. D. (Shanw) Blanton, “A Logic Diagnosis Methodology for Improved Localization and Extraction of Accurate Defect Behavior ,” in Proc. of Int’l Test Conf., pp. 1-10, 2006. [Fan 05] X. Fan, W. Moore, C. Hora, G. Gronthoud, “A Novel Stuck-at Based Method for Transistor Stuck-open Fault Diagnosis,” in Proc. of Int’l Test Conf., pp. 253-262, 2005. [Fan 07] X. Fan, W. Moore, C. Hora and G. Gronthoud, “Extending Gate-LevelDiagnosis Tools to CMOS Intra-Gate Faults,” in Proc. of IET Computer & Digital Techniques, vol.1, pp. 685-693, 2007. [Hapke 10] F. Hapke, W. Redemund, J. Schloeffel, R. Krenz-Baah, A. Glowatz, M. Wittke, H. Hashempour, S. Eichenberger, “Defect-Oriented Cell-Internal Testing,” in Proc. of Int’l Test Conf., pp. 1-10, 2010. [Holst 07] S.Holst and H.-J. Wunderlich, “Adaptive Debug and Diagnosis Without Fault Dictionaries,” in Proc. of the European Test Symposium, pp. 7-12, 2007. [Hsu 11] W.-L. Hsu, “Lithography-aware Bridging Fault Diagnosis to Identify the Layer of Systematic Defects,” Graduate institute of electronics engineering, National Taiwan University, 2011. [Huang 01] S. Y. Huang, “On Improving the Accuracy of Multiple Defect Diagnosis,” in Proc. of VLSI Test Symposium, pp. 34-39, 2001 [Huang 02] S. Y. Huang, “Diagnosis of Byzantine Open-Segment Faults,” in Proc. of the Asian Test Symposium, pp 248-253, 2002 [Huisman 04] L. M. Huisman, “Diagnosing Arbitrary Defects in Logic Designs using Single Location at a Time (SLAT),” IEEE Trans. on Computer-aided Design of Integrated Circuits and Systems, vol.23, no.1, pp.91-101, 2004. [Jain 99] A. K. Jain, M. N. Murty and P. J. Flynn, “Data Clustering: a Review,” ACM Computer Surveys, vol 31, pp. 264-323, 1999. [Kao 09] C.-Y. Kao, C.-H. Liao, C. H.-P. Wen, “An ILP-based Diagnosis Framework for Multiple Open-segment Defects,” in Proc. Microprocessor Test and Verification (MTV), pp. 69–72, 2009. [Kao 11] C.-Y. Kao, C.-H. Liao, C. H.-P. Wen, “Diagnosing Multiple Byzantine Open-Segment Defects Using Integer Linear Programming,” in Proc. of IET Computer & Digital Techniques, vol. 27, pp. 723-739, 2011. [Lavo 98] D. B. Lavo, T. Larrabee, B. Chess, F. J. Ferguson, “Diagnosing Realistic Bridging Faults with Single Stuck-at Information,” IEEE Trans. on Computer-aided Design of Integrated Circuits and Systems, vol. 17, pp. 255-268, 1998. [Lin 06] Y.-C. Lin and K.-T. Cheng, “Multiple-fault Diagnosis Based on Single-fault Activation and Single-output Observation,” in Proc. of Design Automation and Test in Europe, pp. 424-429, 2006. [Lin 07] Y.-C. Lin, F. Lu, and K. T. Cheng, “Multiple-fault Diagnosis based on Adaptive Diagnostic Test Pattern Generation,” IEEE Trans. on Computer-aided Design of Integrated Circuits and Systems, vol. 26, pp. 932-942, 2007. [Mentor 09] “Mentor Graphics YieldAssist User Guide,” Mentor Graphics, 2009. [Nangate 09] “Nangate 45nm Opec Cell Library,” http://www.nangate.com [Nelson 10] J. E. Nelson, W. C. Tam and R. D. (Shawn) Blanton, “Automatic Classification of Bridge Defects,” in Proc. of Int’l Test Conf., pp. 1-10, 2010. [OpenAccess 11] http://www.si2.org/openeda.si2.org [Pomeranz 04] I. Pomeranz, S. Venkataraman, S. M. Reddy, and B. Seshadri, “Z-Sets and Z-Detections: Circuit Characteristics that Simplify Fault Diagnosis,” in Proc. of Design, Automation and Test in Europe, pp. 68-73, 2004. [Renovell 92] M. Renovell and G. Cambon, “Electrical analysis and modeling of floating gate faults,” IEEE Trans. on Computer-aided Design of Integrated Circuits and Systems, vol. 11, pp. 1450 -1458, 1992 [Sharma 07] M. Sharma, W.-T. Cheng, T.-P. Tai, Y.S. Cheng, W. Hsu, C. Liu, S.M. Reddy, A. Mann. “Faster Defect Localization in Nanometer Technology based on Defective Cell Diagnosis”, in Proc. of Int'l Test Conf., pp 1-10, 2007. [Synopsys 08] “Synopsys Tetramax User Guide,” Synopsys, 2008 [Takahashi 02] H. Takahashi, K. O. Boateng, K. K. Saluja and Y. Takamatsu, “On Diagnosing Multiple Stuck-at Faults Using Multiple and Single Fault Simulations in Combinational Circuits,” IEEE Trans. on Computer-aided Design of Integrated Circuits and Systems, vol. 21, no. 4, pp. 362-368, 2002. [Tang 10] X. Tang, W.-T. Cheng, R. Guo and S. M. Reddy, “Diagnosis of Multiple Physical Defects Using Logic Fault Models,” in Proc. of the Asian Test Symposium, pp. 94-99, 2010. [Veneris 99] A. Veneris, S. Venkataraman, I.N. Hajj, W.K Fuchs, “Multiple Design Error Diagnosis and Correction in Digital VLSI Circuits”, in Proc. of VLSI Test Symposium, pp. 58-63, 1999. [Venkataraman 00] S. Venkataraman and S.B. Drummonds, “A Technique for Logic Fault Diagnosis of Interconnect Open Defects,” in Proc. of VLSI Test Symposium, pp. 313-318, 2000 [Venkataraman 01] S. Venkataraman and S.B. Drummonds, “POIROT: Applications of a Logic Fault Diagnosis Tool,” IEEE Design & Test of Computers, pp. 19-30, 2001. [Wang 03] Z. Wang, K.-H. Tsai, M. Marek-Sadowska, and J. Rajski, “An Efficient and Effective Methodology on the Multiple Fault Diagnosis,” in Proc. of Int. Test Conf., pp.329 -338 2003. [Wang 06] T. Z.Wang, M. Marek-Sadowska, K-H Tsai, J. Rajski, “Analysis and Methodology for Multiple-Fault Diagnosis,” IEEE Trans. on Computer-aided Design of Integrated Circuits and Systems, vol. 25, pp. 558-575, no. 3, 2006. [Yu 08] X. Yu and R. D. Blanton, “An Effective and Flexible Multiple Defect Diagnosis Methodology Using Error Propagation Analysis,” in Proc. of Int’l Test Conference, pp. 977-987, 2008. [Yu 10] X. Yu and R. D. Blanton, “Integrated Circuit Diagnosis of Circuits with Multiple Defects of Arbitrary Characteristics,” IEEE Trans. on Computer-aided Design of Integrated Circuits and Systems, vol. 29, no. 6, pp. 977 - 987, June 2010. [Zou 05] W. Zout, W. T. Cheng and S. M. Reddy, “Bridge Defect Diagnosis with Physical Information,” in Proc. of the Asian Test Symposium, pp. 248-253, 2005. [Zou 06] W. Zou, W. T. Cheng, S. M. Reddy, H. Tang, “On Methods to Improve Location Based Logic Diagnosis,” in Proc of VLSI Design, pp. 181-187, 2006. | |
dc.identifier.uri | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/61789 | - |
dc.description.abstract | 這篇論文針對多重缺陷的錯誤晶片提出一個考慮實體資訊的診斷技術,我們的技術使用單一錯誤模擬,並且可以考慮觸發多重缺陷的錯誤測試向量。我們使用影響一個單一缺陷有關的導線作為診斷的最小單位,然後,我們並不使用任何的錯誤模型,而是提出一個導線對應實體位置的技術來找出真正的缺陷。在ISCAS’89的電路上,多重元件內部缺陷、導線開路和短路缺陷的實驗顯示出我們診斷技術的能力。在使用少量測試向量的設計,此技術的診斷能力特別突出。兩張業界錯誤晶片實體故障分析的照片驗證了我們的診斷技術的正確性。 | zh_TW |
dc.description.abstract | This thesis presents a physical-aware diagnosis technique for failing dies with multiple defects. Our diagnosis technique uses single fault simulation and considers failing patterns that activate multiple defects at a time. We identify nets that involved in a defect as the smallest diagnosis unit. Then, we propose net to physical site mapping technique to find culprit defects instead of applying any fault model. Simulations on five ISCAS’89 benchmark circuits with multiple cell, open and bridging defects demonstrate the effectiveness of our diagnosis technique. The diagnosability is improved especially when a design with a small number of test patterns. Tow physical failure analysis photos validate the correctness of our diagnosis results for two industrial failing dies. | en |
dc.description.provenance | Made available in DSpace on 2021-06-16T13:13:16Z (GMT). No. of bitstreams: 1 ntu-102-R00943143-1.pdf: 4343668 bytes, checksum: b3773c275e36d82581272161f701b093 (MD5) Previous issue date: 2013 | en |
dc.description.tableofcontents | Table of Contents
Chapter 1 Introduction 1 1.1 Motivation 1 1.2 Proposed Techniques 4 1.3 Contributions 7 1.4 Organization 8 Chapter 2 Background 9 2.1 Prior Work in Multiple Defect Diagnosis 9 2.2 SLAT Diagnosis 12 2.3 Seed Fault 14 2.4 Failing Output Partitioning 16 2.5 Diagnosis for Different Defect Types 19 Chapter 3 Proposed Techniques 22 3.1 Overall Flow 22 3.2 Seed Net Identification 25 3.3 SLIC Diagnosis 28 3.3.1 Bottom-up Seed-net Tree Construction 29 3.3.2 Top-down Cluster Partitioning 33 3.3.3 Suspected Seed Net Selection 36 3.4 Net to Physical Site Mapping 38 Chapter 4 Experimental Results 41 4.1 Simulation Setup 41 4.2 Simulation Results 44 4.2 Real Silicon Experiments 50 Chapter 5 Conclusion and Future Work 54 References 57 | |
dc.language.iso | zh-TW | |
dc.title | 考慮實體資訊多重缺陷診斷 | zh_TW |
dc.title | Multiple Defect Physical-aware Diagnosis | en |
dc.type | Thesis | |
dc.date.schoolyear | 101-2 | |
dc.description.degree | 碩士 | |
dc.contributor.oralexamcommittee | 溫宏斌,黃俊郎 | |
dc.subject.keyword | 多重缺陷,晶片診斷, | zh_TW |
dc.subject.keyword | Multiple Defect,IC Diagnosis, | en |
dc.relation.page | 60 | |
dc.rights.note | 有償授權 | |
dc.date.accepted | 2013-07-30 | |
dc.contributor.author-college | 電機資訊學院 | zh_TW |
dc.contributor.author-dept | 電子工程學研究所 | zh_TW |
顯示於系所單位: | 電子工程學研究所 |
文件中的檔案:
檔案 | 大小 | 格式 | |
---|---|---|---|
ntu-102-1.pdf 目前未授權公開取用 | 4.24 MB | Adobe PDF |
系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。