請用此 Handle URI 來引用此文件:
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/36065
標題: | 應用於光纖通訊系統之寬頻放大器設計與實作 Design and Implementation of Broadband Amplifiers for Optical Communication System |
作者: | Tai-Yuan Chen 陳泰元 |
指導教授: | 呂良鴻 |
關鍵字: | 寬頻放大器,可調式轉阻放大器,矩陣分散式放大器,互補式金氧半, broadband amplifier,tunable transimpedance amplifier,matrix distributed amplifier,cmos, |
出版年 : | 2005 |
學位: | 碩士 |
摘要: | 網際網路與多媒體服務需求的增加(如數位電視)帶動了高速光纖通訊系統蓬勃的發展。具百億位元傳輸率的STM-64(OC-192)與具四百億位元傳輸率的STM-256(OC-768)為目前光纖通訊系統的主流。而近年來,不斷進步的深次微米互補式金氧半導體技術已具相當於高速III-V族元件的高頻特性而逐漸應用在高速電路設計。其低成本與高整合性的優點較高成本的III-V族更適於消費性電子的製造。本篇論文以0.18微米互補式金氧半導體技術實現了一個適用於百億位元傳輸率的可調式轉阻放大器及一個具45.6兆赫茲頻寬的矩陣分散式放大器。
本可調式轉阻放大器採用regulated cascode (RGC)輸入緩衝級, shunt-peaking技巧及電壓-電流回授組態,並且使用可變回授及負載電阻,可在2.2伏特跨壓下有45~52dBΩ的轉阻增益調整範圍與7~10兆赫茲的頻寬調整範圍。全部功率消耗(含輸出緩衝級)為32毫瓦。晶片大小為0.83x0.66平方公厘。 而獨特的矩陣分散式放大器採用一個2x4的矩陣結構。在這個電路中使用了交錯式中間傳輸線架構及疊接組態的增益級以增進放大器的增益及頻寬。而所有電感均用最佳化的共平面波導結構實現。在497 毫瓦的功率消耗下具有6.7 dB的增益與45.6兆赫茲的頻寬。晶片尺寸為1.8x1.05平方公厘。 The increasing popularity of internet and multimedia communication (digital TV) services has motivated the development of high-speed optical communication system. Commercial STM-64 (OC-192) operating near 10Gb/s and STM-256 (OC-768) operating near 40Gb/s are the main streams today. In recent years, the deep submicron CMOS technology has competitive high-frequency characteristics with high-speed Ⅲ-Ⅴ devices and is gradually used in high-speed circuits. The lower cost and higher level of integration make it more attractive than high-cost III-V technology for commercial use. In this thesis, a 10-Gb/s tunable transimpedance amplifier (TIA) and a 45.6-GHz matrix distributed amplifier are implemented in a standard 0.18-μm CMOS process. The tunable TIA incorporates a regulated cascode (RGC) input buffer, shunt-peaking technique, voltage-current feedback topology and the applications of variable feedback and load resistors to achieve a 45~52-dBΩ tuning range of transimpedance gain and a 7~10-GHz tuning range of bandwidth at a 2.2-V supply voltage. Total power consumption including output buffer is 32 mW. The whole chip size is 0.83 x 0.66 mm2. The novel matrix distributed amplifier employs a 2x4 matrix architecture. The proposed circuit adopts interleaving-central-line architecture and cascode gain stages for gain and bandwidth enhancement. Optimized CPW is used to implement the required inductors. With a power consumption of 497mW, a gain of 6.7 dB and a 3-dB bandwidth of 45.6 GHz are measured. The whole die size is 1.8x1.05 mm2. |
URI: | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/36065 |
全文授權: | 有償授權 |
顯示於系所單位: | 電子工程學研究所 |
文件中的檔案:
檔案 | 大小 | 格式 | |
---|---|---|---|
ntu-94-1.pdf 目前未授權公開取用 | 2.21 MB | Adobe PDF |
系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。