請用此 Handle URI 來引用此文件:
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/35622
完整後設資料紀錄
DC 欄位 | 值 | 語言 |
---|---|---|
dc.contributor.advisor | 楊佳玲(Chia-Lin Yang) | |
dc.contributor.author | Chin-Chieh Huang | en |
dc.contributor.author | 黃靖傑 | zh_TW |
dc.date.accessioned | 2021-06-13T07:01:37Z | - |
dc.date.available | 2006-08-01 | |
dc.date.copyright | 2005-08-01 | |
dc.date.issued | 2005 | |
dc.date.submitted | 2005-07-27 | |
dc.identifier.citation | [1] L. Benini, D. Bertozzi, D. Bruni, N. Drago, F. Fummi, and M. Poncino, Systemc
co-simulation and emulation of multi-processor soc designs,' IEEE Computer, vol. 36, no. 4, pp. 53{59, April 2003. [2] Allan Cochrane, Chris Lennard, Kath Topping, Stefan Klostermann, Norman Weyrich, and Keith Ahluwalia, Amba ahb cycle level interface (ahb cli) speci‾cation ah- bcli.1.1.0,' http://www.allant.com/products/solutions/AMBAHomePage.html, July 2003. [3] Openjpeg library,' http://www.openjpeg.org/. [4] Martin G, Grotker T, Liao S, and Swan S, System design with systemc,' Kluwer Academic Publishers, 2002. [5] F. Balarin et al., Hardware-software co-design of embedded systems: The polis ap- proach,' Kluwer Academic Press, 1997. [6] L. Semeria and A. Ghosh, Methodology for hardware/software coveri‾cation in c/c++,' ASPDAC'00, pp. 405{408, January 2000. [7] K. Lahiri, A. Raghunathan, G. Lakshminarayana, and S. Dey, Communication ar- chitecture tuners: a methodology for the design of high-performance communication architectures for system-on-chips,' DAC-37, pp. 513{518, June 2000. [8] Inc. Synopsys, Eaglei,' http://www.synopsys.com/products. [9] Mentor Graphics Inc., Seamless cve,' http://www.mentor.org/seamless. [10] J. Liu, M. Lajolo, and A. Sangiovanni-Vincentelli, Software timing analysis using hw/sw co-simulation and instruction set simulator,' CODES'98, pp. 65{69, March 1998. [11] N. Vijaykrishnan, M. Kandemir, M. J. Irwin, H. S. Kim, and W. Ye, Energy-driven integrated hardware-software optimizations using simplepower,' ISCA, 2000. [12] Tajana Simunic, L. Benini, and G. De Micheli, Cycle-accurate simulation of energy consumption in embedded systems,' proceedings of DAC, 1999. [13] D. Brooks, V. Tiwari, and M. Martonosi, Wattch: A framework for architectural-level power analysis and optimizations,' ISCA, 2000. [14] G. Cai et al., Architectural level power/performance optimization and dynamic power estimation,' Cool Chips Tutorial in conjunction with the 32nd Int. Symp. on Microar- chitecture, Nov. 1999. [15] S. Wilton et al., An enhanced access and cycle time model for on-chip caches,' Western Research Laboratory Research Report 93/5, July 1993. [16] H. Mehta et al., Energy characterization based on clustering,' Proc. 33rd Design Automation Conf., June 1996. [17] T. Austin et al., Simplescalar: An infrastructure for computer system modeling,' IEEE Computer, vol. 35, pp. 59{67, Feb. 2002. [18] et al. B. Geuskens, Modeling microprocessor performance,' Kluwer Academic Pub- lishers, 1988. [19] Kim, T. Austin, T. Mudge, and D. Grunwald, Challenges for architectural level power modeling,' In Power Aware Computing, 2001. [20] M. Caldari, M. Conti, M. Coppola, P. Crippa, S. Orcioni, L. Pieralisi, and C. Turchetti, System-level power analysis methodology applied to the amba ahb bus,' DATE, pp. 32{37, Mar. 2003. [21] Inc. Synopsys, Systemc compiler,' http://www.synopsys.com/products. [22] J. Buck, S. Ha, E. Lee, and D. Messerschmitt, Ptolemy: A fmmework for simulating and prototyping heterogeneous systems,' International Journal in Computer Simula- tion, vol. 4(2), pp. 155{182, 1994. [23] C. Liem, F. Nacabal, C. Valderrama, P. Paulin, and A. Jerraya, System-on-chip co- simulation and compilation,' IEEE Design and Test of Computers, vol. 14(2), pp. 16{25, 1997. [24] C. Valderrama, F. Nacabal, P. Paulin, and A. Jerraya, Automatic vhdl-c interface generation for distributed go-simulation: Application to large design examples,' Design Automation for Ernbedded Systems, vol. 3(2/3), pp. 199{217, 1998. [25] P. Coste, F. Hessel, P. L. Marrec, Z. Sugar, M. Romdhani, R. Suescun, N. Zergainoh, and A. Jerraya, Multilanguage design of heterogeneous systems,' In Proc. of IEEE International Workshop on Hardware-Software Codesign, vol. 54-58, 1999. [26] F. Fummi, S. Martini, G. Perbellini, and M. Poncino, Native iss-systemg integration for the co-simulation of multi-processors soc,' In Proc. of IEEE Design Automation and Test in Europe, pp. 564{569, 2004. [27] I. Moussa, T. Grellier, and G. Nguyen, Exploring sw perfomance using soc transaction- level modelling,' In Proc. of IEEE Design Automation and Test in Europe, pp. 120{125, 2003. [28] Gnu project web server,' http://www.gnu.org/software. [29] S. Yoo, I. Bacivarov, A. Bouchhima, Y. Paviot, and A. Jerraya, Building fast and accurate sw simulation models based on hardware abstraction layer and simulation environment abstraction layer,' In Proc. of IEEE Deszgn Automation and Test in Europe, pp. 550{555, 2003. [30] I. Bacivarov, S. Yoo, and A. Jerraya, Timed hw-sw co-simulation using native execution of os and application sw,' In Proc. of IEEE International High Level Design Validation and Test Workhop, pp. 51{56, 2002. [31] L. Formaggio, F. Fummi, and G. Pravadelli, A timing-accurate hw/sw co-simulation of an iss with systemc,' CODES+ISSS 2004: International Conference on Hardware Software Codesign and System Synthesis, pp. 152{157, September 2004. [32] GNU Project, Datadisplaydebugger v3.3,' http://www.gnu.org/software/ddd. [33] R. Bannatyne, Debugging aids for systems-on-a-chip,' Proc.Wescon/98 Conf., IEEE Press, pp. 159{163, 1998. [34] Lukai Cai and Daniel Gajski, Transaction level modeling: An overview,' CODES+ISSS, 03 2003. [35] Vcc home page,' www.cadence.com/products/vcc.html. [36] T. Mudge, Power: A ‾rst class design constraint,' Computer, vol. 34, no. 4, pp. 52{57, April 2001. [37] Nam Sung Kim, T. Austin, D. Blaauw, T. Mudge, K. Flautner, J. Hu, M. Irwin, M. Kan- demir, and N. Vijaykrishnan, Leakage current: Moore's law meets static power,' Computer, vol. 36, no. 12, pp. 65{77, Dec. 2003. [38] Dr. Robert Graybill, Sim-panalyzer2.0-referencemanual,' http://www.eecs.umich.edu/ panalyzer/pdfs/Sim-Panalyzer2.0 ReferenceManual.pdf. [39] A. Olugbon, S. Khawam, T. Arslan, I. Nousias, and I. Lindsay, An amba ahb-based recon‾gurable soc architecture using multiplicity of dedicated °yby dma blocks,' Asia and South Paci‾c Design Automation Conference 2005 (ASP-DAC 2005), pp. 1256{ 1259, January 2005. [40] Preeti Ranjan Panda, Systemc-a modeling platform supporting multiple design ab- stractions,' Synopsys Inc, http://www.synopsys.com. [41] Open SystemC Iniative (OSCI) and SystemC documentation, ,' http://www.systemc.org, 2001. [42] CoCentric System Studio Data Sheet and Synopsys, ,' http://www.synopsys.com, 2002. [43] A.Gerstlauer, S.Zhao, D.Gajski, and A.Horak, Specc systemlevel design methodology applied to design of a gsm vocoder,' University of California, Irvine and Motorola Semiconductor products sector, http://www.ics.uci.edu. [44] Kjetil Svarstad, Gabriela Nicolescu, and Ahmed A. Jerraya, A model for describ- ing communication between aggregate objects in the speci‾cation and design of em- bedded systems,' SINTEF Telecom and Informatics, TIMA Laboratory, SLS group, http://www.systemc.org. [45] R. Domer and Daniel D. Gajski, Reuse and protection of intellectual property in the specc system,' University of California, Irvine, http://www.ics.uci.edu. [46] Inc. ARM, Arm922t (rev 1) product overview,' http://www.arm.com/pdfs/DVI0025B ARM922T PO.pdf. [47] Sim-panalyzer program,' http://www.eecs.umich.edu/ panalyzer. [48] Inc. Synopsys, Primepower,' http://www.synopsys.com/products. [49] Verilator tool set,' http://www.veripool.com/verilator.html. [50] Amba design kit,' http://www.arm.com/miscPDFs/4605.pdf. | |
dc.identifier.uri | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/35622 | - |
dc.description.abstract | 隨著半導體技術的日益進步,我們可以設計整個系統在一顆晶片上。系統單晶片可以減少整個系統的花費、增加效能、減少功率消耗並且減少晶片的面積。但是也增加了設計整個系統晶片的複雜度。為了要在設計晶片前探究系統單晶片平台,我們設計了一套'系統晶片效能與功率評估平台'。一個系統單晶片平台包括一個微處理器、記憶體結構、連結匯流排、週邊和多個矽智財(IP)。對於一個系統單晶片的設計者而言,最大的挑戰就是在設計流程之前量測效能與功率。這篇論文提出一個系統級時脈精確的效能與功率評估經由高效率的軟硬體共同模擬。 | zh_TW |
dc.description.abstract | With the improvement of semiconductor technology, it is now possible that we could construct the whole system on a single chip (SoC). SoC can reduce overall system cost, increase performance, lower power consumption, and reduce chip size. But it also increases the sys-tem design complexity. To facilitate early design space exploration for platform SoC, we are currently developing a system-level performance/power evaluation framework. A platform-
based SoC contains a microprocessor, memory hierarchy, interconnected buses, peripherals,and a set of IP cores. For a platform SoC designer, it is challenging to determine platform components in view of performance and power at the early stage of the design °ow. The proposed system-level simulation framework provides cycle-accurate performance and power evaluation at the system-level through e±cient hardware-software co-simulation. | en |
dc.description.provenance | Made available in DSpace on 2021-06-13T07:01:37Z (GMT). No. of bitstreams: 1 ntu-94-R92922027-1.pdf: 878831 bytes, checksum: ec09f9b5d48c2df6e4b8a4b8a9b5a7f3 (MD5) Previous issue date: 2005 | en |
dc.description.tableofcontents | Abstract i
1 Introduction 1 2 Background and Previous Work 4 2.1 SystemC Language . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 2.1.1 System-Level Design . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 2.1.1.1 Design Challenge . . . . . . . . . . . . . . . . . . . . . . . . 10 2.1.1.2 SoC Design Flow Overveiw . . . . . . . . . . . . . . . . . . 11 2.2 Hardware-Software Co-simulation . . . . . . . . . . . . . . . . . . . . . . . . 12 2.2.1 Previous Work . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 2.2.2 SystemC Co-simulation Interfaces . . . . . . . . . . . . . . . . . . . . 16 2.2.2.1 Co-simulation Interfaces . . . . . . . . . . . . . . . . . . . . 17 2.2.2.2 Remote ISS Co-simulation . . . . . . . . . . . . . . . . . . . 17 2.2.2.3 Linked ISS Co-simulation . . . . . . . . . . . . . . . . . . . 19 2.2.2.4 Emulation Interfaces . . . . . . . . . . . . . . . . . . . . . . 21 2.3 Transaction Level Modeling(TLM) . . . . . . . . . . . . . . . . . . . . . . . 22 2.4 Architectural Level Power Modeling . . . . . . . . . . . . . . . . . . . . . . . 25 3 Overview of System-Level Performance/Power Evaluation Framework for SoC 28 4 Design of System-Level Performance/Power Evaluation Framework for SoC 30 4.1 Linked-ISS Co-simulation . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30 4.1.1 SystemC Wrapper Architecture . . . . . . . . . . . . . . . . . . . . . 32 4.1.2 Programming Model . . . . . . . . . . . . . . . . . . . . . . . . . . . 32 4.1.2.1 Co-simulation Flow . . . . . . . . . . . . . . . . . . . . . . . 34 4.2 Timing-Accurate Co-simulation . . . . . . . . . . . . . . . . . . . . . . . . . 36 4.2.1 Timing Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36 4.2.2 Timing Synchronization Issues . . . . . . . . . . . . . . . . . . . . . . 37 4.2.3 Scheduling Modi‾cations . . . . . . . . . . . . . . . . . . . . . . . . . 38 4.3 Transaction-Level Modeling with the AMBA . . . . . . . . . . . . . . . . . . 41 4.3.1 AMBA Model and Architecture Overview . . . . . . . . . . . . . . . 43 4.3.1.1 AMBA Architecture . . . . . . . . . . . . . . . . . . . . . . 44 4.4 Performance Modeling . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46 4.5 Power Modeling . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48 4.6 IP Plug-In Tool . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52 5 Case Study 55 5.0.1 Performance and Power Evaluations . . . . . . . . . . . . . . . . . . . 58 6 Conclusion 62 A How to use the proposed framework 69 A.1 Hardware Part . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 69 A.2 Software Part . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70 | |
dc.language.iso | en | |
dc.title | 系統單晶片效能與功率評估平台之建置 | zh_TW |
dc.title | System-Level Performance/Power Evaluation Framework for SoC | en |
dc.type | Thesis | |
dc.date.schoolyear | 93-2 | |
dc.description.degree | 碩士 | |
dc.contributor.oralexamcommittee | 施吉昇(Chi-Sheng Shih),陳添福(Jih-Kwon Peir),蘇泓萌(Hong-Men Su) | |
dc.subject.keyword | 系統單晶片,效能,功率,複雜度,微處理器,記憶體結構,矽智財,系統級,軟硬體共同模擬, | zh_TW |
dc.subject.keyword | system on a single chip (SoC),performance,power,complexity,microprocessor,memory hierarchy,IP cores,system-level,hardware-software co-simulation, | en |
dc.relation.page | 71 | |
dc.rights.note | 有償授權 | |
dc.date.accepted | 2005-07-27 | |
dc.contributor.author-college | 電機資訊學院 | zh_TW |
dc.contributor.author-dept | 資訊工程學研究所 | zh_TW |
顯示於系所單位: | 資訊工程學系 |
文件中的檔案:
檔案 | 大小 | 格式 | |
---|---|---|---|
ntu-94-1.pdf 目前未授權公開取用 | 858.23 kB | Adobe PDF |
系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。