請用此 Handle URI 來引用此文件:
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/22087
完整後設資料紀錄
DC 欄位 | 值 | 語言 |
---|---|---|
dc.contributor.advisor | 楊佳玲(Chia-Lin Yang) | |
dc.contributor.author | Nai-Jia Dong | en |
dc.contributor.author | 董乃嘉 | zh_TW |
dc.date.accessioned | 2021-06-08T04:01:47Z | - |
dc.date.copyright | 2020-12-09 | |
dc.date.issued | 2020 | |
dc.date.submitted | 2020-11-30 | |
dc.identifier.citation | [1] N. Binkert, B. Beckmann, G. Black, S. K. Reinhardt, A. Saidi, A. Basu, J. Hestness, D. R. Hower, T. Krishna, S. Sardashti, R. Sen, K. Sewell, M. Shoaib, N. Vaish, M. D. Hill, and D. A. Wood. The gem5 simulator. SIGARCH Comput. Archit. News, 39(2):1–7, Aug. 2011. [2] M. Cai, C. C. Coats, and J. Huang. Hoop: Efficient hardware-assisted out-of-place update for non-volatile memory. In 2020 ACM/IEEE 47th Annual International Symposium on Computer Architecture (ISCA), pages 584–596, 2020. [3] N. Chatterjee, N. Muralimanohar, R. Balasubramonian, A. Davis, and N. P. Jouppi. Staged reads: Mitigating the impact of dram writes on dram reads. In IEEE International Symposium on High-Performance Comp Architecture, pages 1–12, 2012. [4] Y. Choi, I. Song, M. Park, H. Chung, S. Chang, B. Cho, J. Kim, Y. Oh, D. Kwon, J. Sunwoo, J. Shin, Y. Rho, C. Lee, M. G. Kang, J. Lee, Y. Kwon, S. Kim, J. Kim, Y. Lee, Q. Wang, S. Cha, S. Ahn, H. Horii, J. Lee, K. Kim, H. Joo, K. Lee, Y. Lee, J. Yoo, and G. Jeong. A 20nm 1.8v 8gb pram with 40mb/s program bandwidth. In 2012 IEEE International Solid-State Circuits Conference, pages 46–48, 2012. [5] K. Doshi, E. Giles, and P. Varman. Atomic persistence for scm with a non-intrusive backend controller. In 2016 IEEE International Symposium on High Performance Computer Architecture (HPCA), pages 77–89, 2016. [6] S. Gupta, A. Daglis, and B. Falsafi. Distributed logless atomic durability with persistent memory. In Proceedings of the 52nd Annual IEEE/ACM International Symposium on Microarchitecture, MICRO ’52, pages 466–478, New York, NY, USA, 2019. Association for Computing Machinery. [7] Intel Corp. Deprecating the PCOMMIT Instruction, 2016. [8] Intel Corp. Completing the memory and storage hierarchy, 2019. [9] Intel Corp. Intel optane data center persistent memory. In 2019 IEEE Hot Chips 31 Symposium (HCS), pages i–xxv, 2019. [10] Intel Corp. Second Generation Intel® Xeon® Scalable Processors, 2019. [11] Intel Corp. Intel® OptaneTM DC Persistent Memory Quick Guide, 2020. [12] Intel Corp. Intel® OptaneTM Persistent Memory, 2020. [13] Intel Corp. PMDK: Persistent Memory Development Kit, 2020. [14] J. Jeong, C. H. Park, J. Huh, and S. Maeng. Efficient hardware-assisted logging with asynchronous and direct-update for persistent memory. In 2018 51st Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), pages 520–532, 2018. [15] A. Joshi, V. Nagarajan, M. Cintra, and S. Viglas. DHTM: Durable hardware transactional memory. In 2018 ACM/IEEE 45th Annual International Symposium on Computer Architecture (ISCA), pages 452–465, 2018. [16] A. Joshi, V. Nagarajan, S. Viglas, and M. Cintra. Atom: Atomic durability in non-volatile memory through hardware logging. In 2017 IEEE International Symposium on High Performance Computer Architecture (HPCA), pages 361–372, 2017. [17] C. Mohan, D. Haderle, B. Lindsay, H. Pirahesh, and P. Schwarz. Aries: A transaction recovery method supporting fine-granularity locking and partial rollbacks using write-ahead logging. ACM Trans. Database Syst., 17(1):94–162, Mar. 1992. [18] S. Nalli, S. Haria, M. D. Hill, M. M. Swift, H. Volos, and K. Keeton. An analysis of persistent memory use with whisper. In Proceedings of the Twenty-Second International Conference on Architectural Support for Programming Languages and Operating Systems, ASPLOS ’17, pages 135–148, New York, NY, USA, 2017. Association for Computing Machinery. [19] M. A. Ogleari, E. L. Miller, and J. Zhao. Steal but no force: Efficient hardware undo+redo logging for persistent memory systems. In 2018 IEEE International Symposium on High Performance Computer Architecture (HPCA), pages 336–349, 2018. [20] M. Poremba and Y. Xie. Nvmain: An architectural-level main memory simulator for emerging non-volatile memories. In 2012 IEEE Computer Society Annual Symposium on VLSI, pages 392–397, 2012. [21] S. Rixner, W. J. Dally, U. J. Kapasi, P. Mattson, and J. D. Owens. Memory access scheduling. In Proceedings of the 27th Annual International Symposium on Computer Architecture, ISCA ’00, page 128–138, New York, NY, USA, 2000. Association for Computing Machinery. [22] V. Seshadri, Y. Kim, C. Fallin, D. Lee, R. Ausavarungnirun, G. Pekhimenko, Y. Luo, O. Mutlu, P. B. Gibbons, M. A. Kozuch, and T. C. Mowry. Rowclone: Fast and energy-efficient in-dram bulk data copy and initialization. In 2013 46th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), pages 185–197, 2013. [23] S. Shin, S. K. Tirukkovalluri, J. Tuck, and Y. Solihin. Proteus: A flexible and fast software supported hardware logging approach for nvm. In 2017 50th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), pages 178–190, 2017. [24] H. Volos, A. J. Tack, and M. M. Swift. Mnemosyne: Lightweight persistent memory. In Proceedings of the Sixteenth International Conference on Architectural Support for Programming Languages and Operating Systems, ASPLOS XVI, pages 91–104, New York, NY, USA, 2011. Association for Computing Machinery. [25] H. Wan, Y. Lu, Y. Xu, and J. Shu. Empirical study of redo and undo logging in persistent memory. In 2016 5th Non-Volatile Memory Systems and Applications Symposium (NVMSA), pages 1–6, 2016. [26] Z. Wang, X. Liu, J. Yang, T. Michailidis, S. Swanson, and J. Zhao. Characterizing and modeling non-volatile memory systems. In 2020 53th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), pages 496–508, 2020. [27] J. Yang, J. Kim, M. Hoseinzadeh, J. Izraelevitz, and S. Swanson. An empirical guide to the behavior and use of scalable persistent memory. In 18th USENIX Conference on File and Storage Technologies (FAST 20), pages 169–182, Santa Clara, CA, Feb. 2020. USENIX Association. [28] J. Zhao, S. Li, D. H. Yoon, Y. Xie, and N. P. Jouppi. Kiln: Closing the performance gap between systems with and without persistence support. In 2013 46th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), pages 421–432, 2013. | |
dc.identifier.uri | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/22087 | - |
dc.description.abstract | 持續性記憶體前景看好,因為它可以提供與 DRAM 相當的性能,並同時具有儲存裝置的持久性。 隨著 Intel Optane DIMM 發布,持續性記憶體的採用已成為現實的解決方案。 持續性記憶體的挑戰是如何有效地支援原子持久性。 在這篇論文中,我們提出了第一個基於 Intel Optane DIMM 架構的硬體加速日誌。 我們提出的複合式日誌機制是基於 Intel Optane DIMM 的兩個新功能,記憶體控制器中的持續性 WPQ 和 DIMM 上的控制器而設計的。 我們利用 WPQ 作為放置重做日誌的區域,並擴展 DIMM 控制器以支援持續性記憶體內複製,因此撤消日誌可以在持續性記憶體內部進行,而不會引起額外的記憶體匯流排流量。 結果表明,提出的機制是實用且有效的(與 Intel Optane DIMM 相比,硬體開銷微不足道),與理想情況下(即不保證一致性)相比,事務吞吐量僅略低於 3.8%,並且與 LAD 相比,吞吐量高於 41.0%。 | zh_TW |
dc.description.abstract | Persistent memory (PM) is promising as it offers comparable performance to DRAM with the durable property of storage devices. The adoption of PM has has become a real-world solution with the release Intel Optane DIMM. The key challenge for persistent memory is to support atomic durability efficiently. In this thesis, we propose the first hardware-based logging mechanism based on Intel Optane DIMM architecture. The proposed hybrid in-PM Hybrid logging mechanism is designed based on two new features of Intel Optane DIMM, persistent write pending queues in the memory controller, and the DIMM controller. We leverage the persistent write pending queue to serve as a redo log area and augment DIMM controller to support in-memory copy so undo logging can proceed inside PMs without introducing extra bus traffics. The results show the proposed logging mechanism is practical (insignificant hardware overheads compared Intel Optane DIMM) yet effective, within 3.8% transaction throughput of the ideal case (without consistency guarantee) and 41.0% higher throughput than LAD. | en |
dc.description.provenance | Made available in DSpace on 2021-06-08T04:01:47Z (GMT). No. of bitstreams: 1 U0001-2711202020002500.pdf: 2398281 bytes, checksum: 7210a3b8496078546a4eb82d125ebb81 (MD5) Previous issue date: 2020 | en |
dc.description.tableofcontents | 口試委員會審定書 i 誌謝 ii 摘要 iii Abstract iv 1 Introduction 1 2 Background and Motivation 3 2.1 Crash Consistency via Logging 3 2.2 Intel Optane DIMM 6 2.3 Hardware Logging with Intel Optane DIMM 7 3 Our Design 9 3.1 Overview 9 3.2 Redo Logging via Persistent WPQ 12 3.3 In-PM Undo Log Preparation via PMC 13 3.3.1 In-PM Copy for Writing Undo Logs 15 3.3.2 Undolog format and management 16 3.4 The Recovery Process 17 3.5 Hardware Overhead 18 4 Experimental Setup 19 5 Results 22 5.1 Overall Performance 22 5.2 PM Writes Reduction 24 5.3 WPQ Drain Reduction 25 5.4 Sensitivity Study 26 6 Related Work 27 7 Conclusion 29 Bibliography 30 | |
dc.language.iso | en | |
dc.title | 基於持續性記憶體的硬體加速預寫式日誌 | zh_TW |
dc.title | Hardware-Assisted Write-Ahead Logging for Persistent Memory | en |
dc.type | Thesis | |
dc.date.schoolyear | 109-1 | |
dc.description.degree | 碩士 | |
dc.contributor.author-orcid | 0000-0002-3187-7425 | |
dc.contributor.coadvisor | 鄭湘筠(Hsiang-Yun Cheng) | |
dc.contributor.oralexamcommittee | 王克中(Keh-Chung Wang),張原豪(Yuan-Hao Chang) | |
dc.subject.keyword | 持續性記憶體,非揮發性記憶體,崩潰一致性,原子持久性,硬體加速日誌,預寫式日誌,重做日誌,撤銷日誌,複合式日誌, | zh_TW |
dc.subject.keyword | persistent memory,non-volatile memory,crash consistency,atomic durability,hardware-assisted logging,write-ahead logging,redo logging,undo logging,in-pm hybrid logging, | en |
dc.relation.page | 33 | |
dc.identifier.doi | 10.6342/NTU202004369 | |
dc.rights.note | 未授權 | |
dc.date.accepted | 2020-11-30 | |
dc.contributor.author-college | 電機資訊學院 | zh_TW |
dc.contributor.author-dept | 資料科學學位學程 | zh_TW |
顯示於系所單位: | 資料科學學位學程 |
文件中的檔案:
檔案 | 大小 | 格式 | |
---|---|---|---|
U0001-2711202020002500.pdf 目前未授權公開取用 | 2.34 MB | Adobe PDF |
系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。