改進的晶片間互連串擾測試和修復解決方案

Abstract

3D-IC技術在現今IC設計中已成為AI晶片發展的關鍵。通過堆疊小晶片並使用互連作為資料傳輸的媒介，可以增加資料傳輸速度、減少傳輸距離和能耗。然而，由於互連的高密度放，晶片在製造過程中容易產生缺陷 (defects)，因此互連的測試和可靠性是一個重要議題。

不同種類的缺陷，如短路、開路和串擾故障，都需要有對應的測試模型來進行檢驗。由於在 3D-IC中高密度的互連使得串擾效應增大，串擾故障的風險顯著提升。因此串擾故障模型 (Crosstalk Fault Model) 的討論逐漸成為當前的探討的重點。

本篇提出了一種測試以及修復分析方案，能夠高效地進行串擾測試以及修復。我們提出了一種可重複使用的測試元件，在正常運作模式下可作為修復訊號的儲存空間。這種設計大幅降低測試和修復成本，顯著提升系統的可靠性並降低製造成本。

3D-IC technology has become crucial in modern IC design for the development of AI chips. By stacking small chiplets and using interconnects as data transmission media, data transfer speed can be increased, while transmission distance and power consumption are also reduced. However, due to the high-density placement of interconnects, defects can easily occur during the chip manufacturing process. Therefore, testing and reliability of interconnects are crucial issues.

Different types of defects, such as shorts, opens, and crosstalk faults, all require cor- responding test models for validation. Due to the high-density interconnects in 3D-ICs, crosstalk effects are amplified, significantly increasing the risk of crosstalk faults. There- fore, discussions on the Crosstalk Fault Model have gradually become a focal point of current research.

This paper proposes a testing and repair analysis scheme that can efficiently perform crosstalk testing and repair. We propose a reusable testing component that can serve as storage for repair signals during normal operation mode. This design significantly reduces testing and repair costs, enhances system reliability, and lowers manufacturing expenses.