Skip navigation

DSpace JSPUI

DSpace preserves and enables easy and open access to all types of digital content including text, images, moving images, mpegs and data sets

Learn More
DSpace logo
English
中文
  • Browse
    • Communities
      & Collections
    • Publication Year
    • Author
    • Title
    • Subject
    • Advisor
  • Search TDR
  • Rights Q&A
    • My Page
    • Receive email
      updates
    • Edit Profile
  1. NTU Theses and Dissertations Repository
  2. 電機資訊學院
  3. 電子工程學研究所
Please use this identifier to cite or link to this item: http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/87720
Title: n-型鍺錫電晶體製作與分析
Fabrication and characterization of n-type GeSn FETs
Authors: 何志力
Chih-Li He
Advisor: 李峻霣
Jiun-Yun Li
Keyword: 鍺錫合金,檯面結構電晶體,鰭式電晶體,無接面,拉伸應變,
germanium-tin (GeSn),FET with mesa structure,FinFETs,junctionless(JL),tensile-strained,
Publication Year : 2023
Degree: 碩士
Abstract: 鍺(錫)材料具有高遷移率的特性,非常有潛力成為下一代電晶體(MOSFETs)的通道材料。鍺錫的電洞遷移率能透過施加壓縮應力提升;另一方面,當錫比例高達8-11%或施加拉伸應歷時,鍺錫材料則會轉變為直接能隙,這種能隙轉變能增加聚集在Γ能帶的電子數量,減少等效電子質量,進而提高電子遷移率。雖然p-型鍺錫電晶體已經有相當成熟的研究,n-型鍺錫電晶體的研究相對較少。
本論文探討了鍺錫材料的電晶體製作及特性。鍺錫材料的能隙較小,導致使用該材料製作電晶體時容易產生漏電流,而採用檯面結構來控制源/汲極與基板的PN接面,與傳統平面電晶體相比,能有效地減少漏電流。接著製作無接面鍺錫多閘極電晶體,減少摻雜擴散或退火等熱製程步驟,可提高鍺錫的熱穩定性。最後製作拉伸應變鍺錫檯面結構電晶體,並與鬆弛和壓縮應變的元件進行比較,觀察不同應變對於材料中電子遷移率的影響。
GeSn is a promising channel material for next-generation transistors due to its high carrier mobility. Compressive stresses can increase the hole mobility of GeSn, while the electron mobility can be boosted by transforming GeSn into a direct-bandgap material. As the Sn composition is as high as 8 - 11% or subjected to tensile stresses, GeSn becomes a direct bandgap material, which increases the number of electrons accumulated in the Γ-valley. Thus, the electron effective mass is reduced, leading to a higher electron mobility. Although great progress has been made for p-type GeSn transistors, research on n-type GeSn transistors is relatively scarce.
This thesis investigates the fabrication and characteristics of n-type GeSn transistors. The small bandgap of GeSn leads to large leakage current in transistors. Using a mesa structure to control the PN junctions between the source/drain and the substrate, the leakage current is effectively reduced compared to conventional planar transistors. Then junctionless GeSn transistors are demonstrated to improve the thermal budget of GeSn by reducing the steps of thermal processes such as dopant diffusion or annealing. Tensile strained GeSn mesa transistors are characterized and compared to relaxed and compressive-strained devices.
URI: http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/87720
DOI: 10.6342/NTU202300782
Fulltext Rights: 同意授權(限校園內公開)
metadata.dc.date.embargo-lift: 2028-05-09
Appears in Collections:電子工程學研究所

Files in This Item:
File SizeFormat 
ntu-111-2.pdf
  Restricted Access
3.32 MBAdobe PDFView/Open
Show full item record


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.

社群連結
聯絡資訊
10617臺北市大安區羅斯福路四段1號
No.1 Sec.4, Roosevelt Rd., Taipei, Taiwan, R.O.C. 106
Tel: (02)33662353
Email: ntuetds@ntu.edu.tw
意見箱
相關連結
館藏目錄
國內圖書館整合查詢 MetaCat
臺大學術典藏 NTU Scholars
臺大圖書館數位典藏館
本站聲明
© NTU Library All Rights Reserved