請用此 Handle URI 來引用此文件:
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/72661
標題: | 使用適應性開關調變與自主優化頻率調變技術且具有大範圍輸出的切換式電容直流轉換器 A Wide-Output-Range Switched-Capacitor DC-DC Converter with Adaptive Switch Modulation and Self-Optimized Frequency Modulation Techniques |
作者: | Tzu-Yu Huang 黃子育 |
指導教授: | 陳信樹(Hsin-Shu Chen) |
關鍵字: | 全電容式直流電壓轉換器,適應性開關調變機制,自主優化頻率調變技術,大輸出範圍, Switched-Capacitor DC-DC converter,Adaptive Switch Modulation Technique,Self-Optimized Frequency Modulation Technique,Wide-Output-Range, |
出版年 : | 2020 |
學位: | 碩士 |
摘要: | 隨著物聯網的蓬勃發展,許多應用於物聯網裝置的晶片便順勢而生,此時如何有效率的提供電力給物聯網晶片成為了一項重要的議題,而低成本小體積的直流電壓轉換器是一種非常有競爭力的解決方法,全電容式的直流電壓轉換器因為其體積與功率密度比起電感式的直流電壓轉換器更具有優勢而更有機會達到此需求。在物聯網的應用上,大部分的裝置長時間都處於待機模式(Sleep mode),直流電壓轉換器輕載時的轉換效率大大地影響著產品的使用時間,輕載轉換效率也成為全電容式電壓轉換器設計的難題。 本篇結合適應性開關調變機制和自主優化頻率調變技術,當負載改變時,兩項技術會追蹤負載情況並調整開關大小和時脈產生器的輸出頻率,以達到最高的轉換效率。適應性開關調變機制將開關切分為不同大小,依據當前的負載電流情況來決定要使用的開關大小,有效降低閘極驅動損耗。自主優化頻率調變技術則是依據負載情況改變時脈產生器的輸出頻率,透過此技巧,控制電路的功率耗損在輕載時可以被減輕。在功率級的設計中,當輸入為5V時本篇使用2.5V元件來降低閘極驅動損耗以及開關所需要的整體面積,並利用位準轉換器來確保開關元件不會因為過壓而損壞且具有足夠小的導通阻抗。 透過台積電0.25μm 1P3M High Voltage Mixed Signal CMOS製程實現,這個晶片將5伏特輸入轉換成固定的1.5伏特輸出,負載電流範圍從10微安培(μA)到10豪安培(mA),輸出範圍為1000倍,在瞬間抽載時,暫態反應時間約為0.5μs,最高效率為75%,輕載效率為68%,適應性開關調變機制增進21%整體效率而自主優化頻率調變技術增進42%整體效率當負載電流為10微安培時,在所有的負載電流範圍內效率皆能保持70%左右。 In recent years, IoT (Internet of Things) thrives. Many chips for IoT applications are needed and designed. And the power management IC becomes an important topic for IoT due to its long sleep time. The SC DC-DC converters is a competitive solution for IoT. Its small area cost and power density are more suitable than the use of an inductive DC-DC converter. The long sleep time of IoT applications is the key issue for improving the product lifetime. To achieve high light-load efficiency is a critical problem for the DC-DC converter. This work combines the adaptive switch modulation (ASM) and self-optimized frequency modulation (SFM) technique for maximum efficiency tracking when the load condition changes. ASM technique separates the switches into different sizes. It changes the switches’ sizes depends on the load current condition, which decreases the gate driving loss effectively. SFM technique tracks the load condition and adjusts the output frequency of the clock generators. The control circuit power is reduced through the SFM technique in a light-load condition. The power stage is implemented with 2.5V devices that lessen the gate driving loss and the switches’ area when the input voltage is 5V. The 2.5V devices are used with a level shifter to prevent the junction breakdown and have low on-state resistance switches. This chip is implemented in the TSMC 0.25μm 1P3M High Voltage Mixed-Signal CMOS process. This converter provides a fixed output voltage of 1.5V when the input voltage is 5V. The load current is 10μA~10mA. The output range is 1000 times. The load transient response time is 0.5μs. The peak efficiency is 75%. The light-load efficiency is 68%. ASM technique improves 21% overall efficiency, and SFM technique improves 42% overall efficiency when the load current is 10μA. The efficiency maintains almost 70% in the whole load current range. |
URI: | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/72661 |
DOI: | 10.6342/NTU202100041 |
全文授權: | 有償授權 |
顯示於系所單位: | 電子工程學研究所 |
文件中的檔案:
檔案 | 大小 | 格式 | |
---|---|---|---|
U0001-1101202112242600.pdf 目前未授權公開取用 | 4.52 MB | Adobe PDF |
系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。