請用此 Handle URI 來引用此文件:
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/68154
完整後設資料紀錄
DC 欄位 | 值 | 語言 |
---|---|---|
dc.contributor.advisor | 王暉 | |
dc.contributor.author | Cheng-Yu Chen | en |
dc.contributor.author | 陳政宇 | zh_TW |
dc.date.accessioned | 2021-06-17T02:13:37Z | - |
dc.date.available | 2023-01-04 | |
dc.date.copyright | 2018-01-04 | |
dc.date.issued | 2017 | |
dc.date.submitted | 2017-11-29 | |
dc.identifier.citation | [1] A. Sulyman et al., “Radio propagation path loss models for 5G cellular networks in the 28 GHz and 38 GHz millimeter-wave bands,” IEEE Commun. Mag., vol. 52, no. 9, pp. 78–86, Sep. 2014.
[2] Z. Pi and F. Khan, “An Introduction to Millimeter-Wave Mobile Broadband Systems,” IEEE Commun. Mag., vol. 49, no. 6, June 2011, pp. 101–07. [3] T. S. Rappaport et al., “Millimeter Wave Mobile Communications for 5G Cellular: It Will Work!,” IEEE Access, vol. 1, May 2013, pp. 335–49. [4] D. Roques, J. Cazaux, and M. Pouysengur, “A new concept to cancel insertion phase variation in MMIC amplitude controller,” in Proc. IEEE Symp. Microwave and Millimeter-Wave Monolithic Circuits, May 1990, pp. 59–62. [5] H. Takasu, C. Sakakibara, M. Okumura, and S. Kamihashi, “S-band MMIC digital attenuator with small phase variation,” in Proc. IEEE Asia-Pacific Microwave Conf., Dec. 1999, pp. 421–424. [6] S. Walker, “A low phase shift attenuator,” IEEE Trans. Microw. Theory Tech., vol. 42, no. 2, pp. 182–185, Feb. 1994. [7] F. Ellinger, U. Jorges, U. Mayer, and R. Eickhoff, “Analysis and compensation of phase variations versus gain in amplifiers verified by SiGe HBT cascode RFIC,” IEEE Trans. Microw. Theory Tech., vol. 57, no. 8, pp. 1885–1894, Aug. 2009. [8] U. Mayer et al., “Analysis and reduction of phase variations of variable gain amplifiers verified by CMOS implementation at C-band,” IET, Circuits, Device, Syst., vol. 4, no. 5, pp. 433–439, Sep. 2010. [9] P.C Lo et al., “A Ka-band CMOS Low-phase-variation Variable Gain Amplifier with Good Matching Capacity,” in Proc. 42th Eur.Microw. Conf., Oct. 29 – Nov. 1, 2012, pp. 858–861. [10] Y. Kim and Y. Kwon ”A 60 GHz cascode variable-gain low-noise amplifier with phase compensation in a 0.13 µm CMOS technology,” IEEE Microw. Wireless Compon. Lett., vol. 22, no. 7, pp. 372-374, Jul. 2012. [11] J.-L. Kuo, Yi-Fong Lu, Ting-Yi Huang, Yi-Long Chang, Yi-Keng Hsieh, Pen-Jui Peng, I.-Chih Chang, Tzung-Chuen Tsai, Kun-Yao Kao, Wei-Yuan Hsiung, James Wang, Yungping Alvin Hsu, Kun-You Lin, Hsin-Chia Lu, Yi-Cheng Lin, Liang-Hung Lu, Tian-Wei Huang, Ruey-Beei Wu, and Huei Wang,, “60-GHz four-element phased-array transmit/receive system-in-package using phase compensation techniques in 65-nm flip-chip CMOS process” IEEE Trans. Microw. Theory Tech., vol. 60, no. 3, pp. 743–756, March 2012. [12] D.-S. Siao, J.-C. Kao, and H. Wang, ”A 60 GHz low phase variation variable gain amplifier in 65 nm CMOS,” IEEE Microw. Wireless Compon. Lett., vol. 24, no. 7, pp. 457-459, Jul. 2014. [13] Behzad Biglarbegian, Mohammad Reza Nezhad-Ahmadi, Mohammad Fakharzadeh, and Safieddin Safavi-Naeini, “Millimeter-wave reflective-type phase shifter in CMOS technology,” IEEE Microw. Wireless Compon. Lett., vol. 19, no. 9, pp. 560-562, Sep. 2009. [14] Frank Ellinger, Rolf Vogt, and Werner Bachtold, “Ultra compact reflective-type phase shifter MMIC phase-control range for at C-band with 360° smart antenna combining,” IEEE J. Solid-State Circuits, vol. 37, no. 4, pp. 481-486, Apr. 2002. [15] Hossein Zarei, Cameron T. Charles, and David J. Allstot, “Reflective-type phase shifters for multiple-antenna transceivers,” IEEE Transactions on Circuits and Systems-I: Regular Papers, vol. 54, no. 8, pp. 1647-1656, Aug. 2007. [16] Masatake Hangai, Morishige Hieda, Norihiro Yunoue, Yoshinobu Sasaki, and Moriyasu Miyazaki, “S- and C-band ultra-compact phase shifters based on all-pass networks,” IEEE Trans. Microw. Theory Tech., vol. 58, no 1, pp. 41-47, Jan. 2010. [17] Byung-Wook Min and Gabriel M. Rebeiz, “Ka-band BiCMOS 4-bit phase shifter with integrated LNA for phased array T/R modules,” in IEEE MTT-S Int. Microw. Symp. Dig., Jun. 2007, pp. 479-482. [18] Wei-Je Tseng, Chin-Shen Lin, Zuo-Min Tsai, and Huei Wang, “A miniature switching phase shifter in 0.18-μm CMOS,” in IEEE APMC Symp. Dig., Dec. 2009, pp. 2132-2135. [19] B.-W. Min and G. M. Rebeiz, “Single-ended and differential Ka–band BiCMOS phased array front ends,” IEEE J. Solid-State Circuits, vol. 43, no. 10, pp. 2239–2250, Oct. 2008. [20] W. T. Li, et al., “60-GHz 5-bit phase shifter with integrated VGA phase-error compensation,” IEEE Trans. Microw. Theory Techn., vol. 61, no. 3, pp. 1224-1235, March 2013. [21] Kwang-Jin Koh and Gabriel M. Rebeiz, “0.13-μm CMOS phase shifters for X-, Ku-, and K-band phased arrays,” IEEE J. Solid-State Circuits, vol. 42, no. 11, pp. 2535-2546, Nov. 2007. [22] J.-C. Wu, et al., “A 60-GHz single-ended-to-differential vector sum phase shifter in CMOS for phased-array receiver,” in IEEE MTT-S Int. Microw. Symp. Dig., Jun. 2011. [23] P.-J. Peng, J.-C. Kao, and H. Wang, “A 57–66 GHz vector sum phase shifter with low phase/amplitude error using a Wilkinson power divider with LHTL/RHTL elements,” in Proc. IEEE Compound Semicond. Integer. Circuits Symp., pp. 1–4 Oct. 2011. [24] Y. Yu, Q. Zheng, C. Zhao, and K. Kang, “A 60 -GHz vector summing phase shifter with digital tunable current-splitting and current-reuse techniques in 90 nm CMOS,” in IEEE MTT-S Int. Microw. Symp. Dig., May 2015. [25] C.-H. Lai, Y. Kambayashi, and M. Fujishima, “60-GHz CMOS down-conversion mixer with slow-wave matching transmission lines,” in Asian Solid-State Circuits Conf., Nov. 2006, pp. 195–198. [26] B. M. Motlagh, S. E. Gunnarsson, M. Ferndahl, and H. Zirath, “Fully integrated 60-GHz single-ended resistive mixer in 90-nm CMOS tech-nology,” IEEE Microw. Wireless Compon. Lett., vol. 16, no. 1, pp. 25–27, Jan. 2006. [27] W.-H. Lin, W.-L. Chang, J.-H. Tsai, and T.-W. Huang, “A 30–60 GHz CMOS sub-harmonic IQ de/modulator for high data-rate communi-cation system applications,” in IEEE Radio Wireless Symp. Dig., Jan. 2009, pp. 462–465. [28] H.-Y. Chang, P.-S. Wu, T.-W. Huang, H. Wang, C.-L. Chang, and J. G. J. Chern, “Design and analysis of CMOS broadband compact high-linearity modulators for gigabit microwave/millimeter-wave applications,” IEEE Trans. Microw. Theory Tech., vol. 54, no. 1, pp. 20–30, Jan. 2006. [29] H.-Y. Chang, S.-H. Weng, and C.-C. Chiong, “A 30–50 GHz wide modulation bandwidth bidirectional BPSK demodulator modulator with low LO power,” IEEE Microw. Wireless Compon. Lett., vol. 19, no. 5, pp. 332–334, May 2009. [30] M.-D. Tsai and H. Wang, “A 0.3–25-GHz ultra-wideband mixer using commercial 0.18- m CMOS technology,” IEEE Microw. Wireless Compon. Lett., vol. 14, no. 11, pp. 522–524, Nov. 2004. [31] C.-S. Lin, P.-S. Wu, H.-Y. Chang, and H. Wang, “A 9-50-GHz Gilbert-cell down-conversion mixer in 0.13- m CMOS technology,” IEEE Mi-crow. Wireless Compon. Lett., vol. 16, no. 5, pp. 293–295, May 2006. [32] J.-H. Tsai, P.-S. Wu, C.-S. Lin, T.-W. Huang, J. G. J. Chern, W.-C. Huang, and H. Wang, “A 25–75 GHz broadband Gilbert-cell mixer using 90-nm CMOS technology,” IEEE Microw. Wireless Compon. Lett., vol. 17, no. 4, pp. 247–249, Apr. 2007. [33] Scott K. Reynolds, “A 60-GHz superheterodyne downconversion mixer in silicon-germanium bipolar technology,” IEEE J. Solid-State Circuits, vol. 39, no. 11, pp. 2065–2068, November. 2004. [34] F. Zhang, E. Skafidas, and W. Shieh, “A 60-GHz double-balanced Gilbert cell down-conversion mixer on 130-nm CMOS,” in IEEE RFIC Symp. Dig., Jun. 2007, pp. 141–144. [35] F. Zhang, E. Skafidas, and W. Shieh, “60 GHz double balanced up-con-version mixer on 130 nm CMOS technology,” IEEE Electron. Lett., vol. 44, no. 10, pp. 633–634, May 2008. [36] I. C. H. Lai, Y. Kambayashi, and M. Fujishima, “50 GHz double-balanced up-conversion mixer using CMOS 90 nm process,” in IEEE Int. Circuits Syst. Symp., May 2007, pp. 2542–2545. [37] P.-C. Huang, R.-C. Liu, J.-H. Tsai, H.-Y. Chang, H. Wang, J. Yeh, C.-Y. Lee, and J. Chern, “A compact 35-65 GHz upconversion mixer with integrated broadband transformers in 0.18- m SiGe BiCMOS technology,” in IEEE RFIC Symp. Dig., Jun. 2006. [38] J.-H. Tsai, “Design of 1.2 V broadband, high data-rate MMW CMOS I/Q modulator and demodulator using modified Gilbert-cell mixer,” IEEE Trans. Microw. Theory Techn., vol. 59, no. 5, pp. 1350–1360, May 2011. [39] J. J. Kuo, W.-H. Lin, C.-C. Kuo, J. Tseng, Z.-M. Tsai, K.-Y. Lin, and H. Wang, “A 71-76 GHz set for wireless communication in 65-nm CMOS technology,” in IEEE MTT-S Int. Mircro. Symp. Dig., pp. 189-192, Jun. 2009. [40] Bo-Jr Huang, Huei Wang, and Kun-You Lin, “A miniature Q-band CMOS LNA with triple-cascode topology,” in IEEE MTT-S International Microwave Symposium Digest, pp. 601-604, Boston, MA, USA, June 2009. [41] H. C. Yeh, S. Aloui, C. C. Chiong and H. Wang, “A wide gain control range V-band CMOS variable-gain amplifier with built-in linearizer,” IEEE Trans. on Microwave Theory and Tech., vol. 61, no. 01, pp.902-913, Feb. 2013. [42] B.-W. Min and G. M. Rebeiz, “Ka-band SiGe HBT low phase imbalance differential 3-bit variable gain LNA”, IEEE Microw. Wireless Compon. Lett., Apr. 2008. [43] C.-Y. Hsieh, J.-C. Kao, J.-J. Kuo, and K.-Y. Lin,” A 57-64 GHz low-phase-variation variable-gain amplifier,” in Proc. IEEE MTT-S Int. Microw. Symp. Dig., Jun. 2012. [44] K.-Y. Kao, D.-R. Lu, J.-C. Kao, K.-Y. Lin, “A 60 GHz Variable-Gain Low-Noise Amplifier with Low Phase Variation,” in Proc. RFIT Symp., Aug. 2016. [45] B. Sadhu, et al., 'A 28GHz SiGe BiCMOS Phase Invariant VGA,' IEEE RFIC, pp. 150-153, 2016. [46] W.E. Kock, “Metallic Delay Lenses,” Bell Syst. Tech. J., vol. 27, pp.58-82, 1948. [47] D. Huang, “A 60GHz CMOS VCO Using On-Chip Resonator with Embedded Artificial Dielectric for Size, Loss and Noise Reduction,” ISSCC, February 2006. [48] T. LaRocca, S. Tam, D. Huang, Q. Gu, E. Socher, W. Hant, and F. Chang, “Millimeter-wave CMOS digital controlled artificial dielectric differential mode transmission lines for reconfigurable ICs,” in IEEE Int. Microwave Symp. Dig., 2008, pp. 181–184. [49] W. Wu, J. R. Long, and R. B. Staszewski, “High-resolution millimeterwave digitally controlled oscillators with reconfigurable passive resonators,” IEEE J. Solid-State Circuits, vol. 48, no. 11, pp. 2785–2794, Nov. 2013. [50] Haikun Jia, et al., “Simple and robust self-healing technique for millimeter-wave amplifiers,” IET Circuits, Devices & Systems, vol. 10, no. 1, pp. 37-43, Jan. 2016.Jun. 2008. [51] Haikun Jia, et al., “A 38- to 40-GHz current-reused active phase shifter based on the coupled resonator,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 61, no. 12, pp. 917-921, Sep. 2014. [52] T. LaRocca, et al., '60 GHz CMOS Amplifiers Using Transformer-Coupling and Artificial Dielectric Differential Transmission Lines for Compact Design,' Solid-State Circuits, IEEE Journal of, vol. 44, pp. 1425-1435, 2009. [53] 黃梓原撰,微波及毫米波系統關鍵元件之設計與研究,國立臺灣大學電信工程所碩士論文,2015 年 2 月。 [54] Y. H. Lin and Huei Wang, “A low phase and gain error passive phase shifter in 90 nm CMOS for 60 GHz phase array system application,” in IEEE MTT-S Int. Microw. Symp. Dig., May 2016. [55] Electronic Design website: http://www.electronicdesign.com/engineering-essentials/understanding-error-vector-magnitude. [56] Behzad Razavi, RF Microelectronics, Second Edition, Prentice-Hall Inc., Upper Saddle River, NJ, 2012. [57] M. D. McKinley, K. A. Remley, M. Mylinski, J. S. Kenney, D. Schreurs, B. Nauwelaers, “EVM calculation for broadband modulated signals,” in 64th ARFTG Microwave Measurement Conference, Orlando, FL, Dec. 2004, pp. 45–52. [58] Slides here website: https://www.slideshare.net/criterion123/introduction-to-iq-signal. [59] Z.-M. Tsai, H.-C. Liao, Y.-H. Hsiao, and H. Wang, “ V-band high data-rate I/Q modulator and demodulator with a power-locked loop LO source in 0.15- m GaAs pHEMT technology,” IEEE Trans. Microw. Theory Techn., vol. 61, no. 7, pp. 2670–2684, Jul. 2013. [60] S.-F. Chao, J.-J. Kuo, C.-L. Lin, M.-D. Tsai, and H. Wang, “A DC–11.5 GHz low-power, wideband amplifier using splitting-load inductive peaking technique,” IEEE Microw. Wireless Compon. Lett., vol. 18, no. 7, pp. 482–484, Jul. 2008. [61] J.-H. Tsai, “Design of 40–108-GHz low-power and high-speed CMOS up-/down-conversion ring mixers for multistandard MMW radio applications,” IEEE Trans. Microw. Theory Techn., vol. 60, no. 3, pp. 670–678, Mar. 2012. [62] B. Razavi, Design of Analog CMOS Integrated Circuits. New York: McGraw-Hill, 2001. [63] 廖信強撰,適用於高速傳輸系統之毫米波高鏡像抑制調變器設計與 D 頻帶功率放大器之研製,國立臺灣大學電信工程所碩士論文,2012 年 7 月。 [64] J.-H. Tsai, T.-W. Huang, “35–65-GHz CMOS broadband modulator and demodulator with sub-harmonic pumping for MMW wireless gigabit applications,” IEEE Trans. Microw. Theory Tech., vol. 55, no.10, pp. 2075–2085, Oct. 2007. [65] Y.-C. Tsai, J.-L. Kuo, J.-H. Tsai, K.-Y. Lin, and H. Wang, “A 50–70 GHz I/Q modulator with improved sideband suppression using HPF/LPF based quadrature power splitter,” in IEEE MTT-S Int. Microw. Symp. Dig., Baltimore, MD, USA, 2011, pp. 1–4. [66] Y.-H. Lin, J.-L. Kuo, and H. Wang, “A 60-GHz sub-harmonic IQ modulator and demodulator using drain-body feedback technique,” in Proc. Eur. Microw. Integr. Circuits Conf., Oct. 2012, pp. 491–494. [67] P.-H. Tsai, C.-C. Kuo, J.-L. Kuo, S. Aloui, and H. Wang, “A 30–65 GHz reduced-size modulator with low LO power using sub-harmonic pumping in 90-nm CMOS technology,” in Proc. RFIC Symp., Jun. 2012, pp. 491–494. [68] W. H. Lin, H. Y. Yang, J. H. Tsai, T. W. Huang, and H. Wang, “1024-QAM high image rejection E-band sub-harmonic IQ modulator and transmitter in 65-nm CMOS process,” IEEE Trans. Microwave Theory & Tech., vol. 61, no. 11, pp. 3974-3985, Nov. 2013. | |
dc.identifier.uri | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/68154 | - |
dc.description.abstract | 本論文提出了三個第五代行動通訊的關鍵元件設計,其中包含了一低相位變化可變增益放大器、一超低方均根相位錯誤相移器以及一高速 I/Q 調變器。
在第二章,以 65 奈米金氧半場效電晶體製程實現之低相位變化和高增益控制範圍可變增益放大器是應用在 38 GHz 相位陣列系統。利用電流抽取(Currentsteering)與偏壓調整(Bias-adjusting)架構中相反的相位趨勢來達到相位的補償。另外,在輸出端採用偏壓調整的三疊接架構可以大幅增加增益控制範圍。此可變增益放大器在 32 dB 的增益控制範圍內僅有著 6.5°的相位變化。此外,在 52 mW 的功耗下,此電路可以在 33 到 48 GHz 的 3-dB 頻寬範圍內獲得 23.6 dB 的最大增益以及6.2 dBm 之 1dB 壓縮點輸出功率。 本文第三章描述且分析了一新穎相位補償技術利用數位控制人造介質傳輸線之超低方均根相位錯誤相移器。不同於其他毫米波被動相移器,此相移器包含了一向量產生器、一向量選擇器以及兩個數位控制人造介質傳輸線相移器以達到 22.5°相位解析度(4 位元)以及 360°全相位合成。在 36 到 40 GHz 中,量測結果之方均根相位誤差和增益誤差皆分別小於 2.6°以及 2.6 dB。在沒有任何功耗下,插入增益為-20.2 dB。藉由所提出之新穎相位補償技術,此相移器成功展現出很好的方均根相位錯誤表現。 最後,本文在第四章提出一 38 GHz 高速 I/Q 調變器實現在 90 奈米金氧半場效電晶體製程。藉由採用弱反轉區偏壓的改良式 Gilbert-cell 混頻器在 I/Q 路徑上,此調變器可以省下直流功耗以及所需的本地振盪源功率同時可以提供良好的增益表現。在 28.8 mW 直流功耗以及 0 dBm 本地振盪源功率下,量測結果可以提供-2±1 dB 的轉換增益。此外,為了達到高速傳輸,設計一精準四相位訊號產生器以降低 I/Q 的不平衡。此調變器在38 GHz可以展現出高於 35 dBc的鏡像抑制率並且在多個高階的正交振幅調變(QAM)實驗下驗證。 | zh_TW |
dc.description.abstract | In this thesis, three key components of the fifth generation (5G) communication systems, including a low phase variation variable gain amplifier (VGA), an ultra-low RMS phase error phase shifter and a high-speed I/Q modulator are proposed.
In chapter 2, a low phase variation and high gain control range VGA using 65-nm CMOS process is applied on a 38 GHz phased-array system. The phase compensation is achieved by combining the current-steering and bias-adjusting topologies due to their opposite trend of phase variation when tuning the gain. Moreover, the triple-cascode structure is adopted in the second stage with bias adjusting technique which can largely improve the gain control range. This VGA performs the phase variation of only 6.5°with over 32 dB gain control range. Besides, with 52 mW power consumption, this circuit can obtain the peak gain of 23.6 dB with the 3-dB bandwidth from 33 to 48 GHz and the OP1dB of 6.2 dBm. An ultra-low RMS phase error phase shifter with a novel phase compensation technique by using digital controlled artificial dielectric (DiCAD) transmission line is described and analyzed in Chapter 3. Unlike other passive phase shifters, this phase shifter consist of a vector generator, a vector selector and two DiCAD phase shifter cells to achieve 22.5° phase resolution (4-bit) and full 360° synthesizing. The measured RMS phase error and gain error are under 2.6 ̊ and 2.6 dB over 36 to 40 GHz, respectively. The average insertion gain is -20.2 dB with no dc consumption. With the proposed novel phase compensation technique, this phase shifter successfully demonstrate an outstanding performance on RMS phase error. Finally, a 38 GHz high-speed I/Q modulator fabricated in 90-nm CMOS is proposed in chapter 4. By adopting weak-inversion biasing modified Gilbert-cell mixers in I/Q paths, this modulator can save dc power consumption and LO power requirement while providing competitive gain performance simultaneously. The measured results show that it can provide -2±1 dB conversion gain with only 28.8 mW dc power and 0 dBm LO power. Besides, for high-speed transmission, a precise quadrature signal generator is designed to minimize the I/Q imbalance, this modulator can demonstrate better than -35 dBc image reject ratio (IRR) at 38 GHz and is verified by several high-level quadrature amplitude modulation (QAM) experiments. | en |
dc.description.provenance | Made available in DSpace on 2021-06-17T02:13:37Z (GMT). No. of bitstreams: 1 ntu-106-R04942014-1.pdf: 9622986 bytes, checksum: d772b81236e4f6f6d24c1b446811e7c6 (MD5) Previous issue date: 2017 | en |
dc.description.tableofcontents | 誌謝 i
中文摘要 ii ABSTRACT iv CONTENTS vi LIST OF FIGURES ix LIST OF TABLES xvi Chapter 1 Introduction 1 1.1 Motivation 1 1.2 Literature Survey 2 1.2.1 Variable Gain Amplifier 2 1.2.2 Phase Shifter 3 1.2.3 I/Q Modulator 3 1.3 Contributions 5 1.4 Thesis Organization 7 Chapter 2 Design of Wideband Variable Gain Amplifier with Low Phase Variation and High Gain Control Range in 65-nm CMOS 8 2.1 Design Concepts of Low Phase Variation 9 2.1.1 Phase Analysis of Current-steering Topology 9 2.1.2 Phase Analysis of Bias-adjusting Topology 11 2.1.3 Phase Analysis of Combined Topology [12] 14 2.2 Circuit Implementation 15 2.2.1 System Overview 15 2.2.2 Device Selection 16 2.2.3 Bandwidth Extension Technique 20 2.2.4 Circuit Schematic and Simulation Results 21 2.3 Experimental Results 26 2.4 Summary 31 Chapter 3 A 36-40 GHz Full 360° Low Phase Error Passive Phase Shifter with a Novel Phase Compensation Technique 33 3.1 Introduction to Digital Controlled Artificial Dielectric (DiCAD) Transmission Line [48] 34 3.1.1 Definitions 35 3.1.2 Relationship of Physical Parameters 36 3.1.3 Digital Controlled Mechanism 42 3.1.4 Short-stub and Open-stub Forms of DiCAD 45 3.2 Circuit Design 47 3.3 Experimental Results 61 3.4 Summary & Discussions 66 Chapter 4 A 38-GHz High-Speed I/Q Modulator Using Weak-inversion Biasing Modified Gilbert-cell Mixer 69 4.1 Introduction 70 4.1.1 Error Vector Magnitude (EVM) [55]-[57] 70 4.1.2 I/Q Imbalance and Image Reject Ratio (IRR) [58]-[59] 71 4.2 Circuit Design 73 4.2.1 Weak-inversion Biasing Modified Gilbert-cell Mixer 74 4.2.2 Quadrature Signal Generator 83 4.2.3 Output Marchand Balun 83 4.2.4 Simulation Results 87 4.3 Experimental Results 89 4.4 Summary 96 Chapter 5 Conclusion 99 REFERENCE 101 | |
dc.language.iso | en | |
dc.title | 第五代通訊系統關鍵元件之設計與研究 | zh_TW |
dc.title | Design and Research of Key Components for Fifth Generation Communication Systems | en |
dc.type | Thesis | |
dc.date.schoolyear | 106-1 | |
dc.description.degree | 碩士 | |
dc.contributor.oralexamcommittee | 章朝盛,蔡政翰,蔡作敏,林坤佑 | |
dc.subject.keyword | 可變增益放大器,相移器,數位控制人造介質傳輸線,I/Q 調變器,鏡像抑制率,38 GHz,毫米波, | zh_TW |
dc.subject.keyword | variable gain amplifier,phase shifter,digital controlled artificial dielectric,I/Q modulator,image reject ratio,38 GHz,millimeter-wave, | en |
dc.relation.page | 109 | |
dc.identifier.doi | 10.6342/NTU201704414 | |
dc.rights.note | 有償授權 | |
dc.date.accepted | 2017-11-29 | |
dc.contributor.author-college | 電機資訊學院 | zh_TW |
dc.contributor.author-dept | 電信工程學研究所 | zh_TW |
顯示於系所單位: | 電信工程學研究所 |
文件中的檔案:
檔案 | 大小 | 格式 | |
---|---|---|---|
ntu-106-1.pdf 目前未授權公開取用 | 9.4 MB | Adobe PDF |
系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。