Skip navigation

DSpace JSPUI

DSpace preserves and enables easy and open access to all types of digital content including text, images, moving images, mpegs and data sets

Learn More
DSpace logo
English
中文
  • Browse
    • Communities
      & Collections
    • Publication Year
    • Author
    • Title
    • Subject
    • Advisor
  • Search TDR
  • Rights Q&A
    • My Page
    • Receive email
      updates
    • Edit Profile
  1. NTU Theses and Dissertations Repository
  2. 電機資訊學院
  3. 電信工程學研究所
Please use this identifier to cite or link to this item: http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/66296
Title: Ka頻段寬頻功率放大器之研究
Research on Broadband Power Amplifiers in Ka Band
Authors: Chao-Hsiuan Tsay
蔡兆璿
Advisor: 林坤佑(Kun-You Lin)
Keyword: 功率放大器,高功率附加效益,Ka頻段,pHEMT,CMOS,寬頻,
Power Amplifier,High PAE,Ka Band,pHEMT,CMOS,Broadband,
Publication Year : 2012
Degree: 碩士
Abstract: 大部分已發表的Ka頻段寬頻功率放大器功率頻寬都是窄頻的,但寬頻功率放大器在大訊號操作下應該也要是寬頻的,而不是僅由增益與返回損耗認定。這篇論文提出了在Ka頻段的射頻功率放大器以及緩衝放大器之研究。為了驗證電路設計的方法,我們設計並實作了兩個Ka頻段放大器。
我們介紹了一個20 dBm單晶微波積體電路功率放大器,它的操作頻率涵蓋了整個Ka頻段,製程使用砷化鎵假型高速電子移動電晶體,並採用了疊接組態以提供高增益。量測中出現了振盪,可使用晶片外旁路電容以及調高共閘極電晶體的閘極端偏壓消去振盪。量測結果顯示輸出功率1 dB功率壓縮點為19.3 dBm,功率附加效益15.5%以上;在整個Ka頻段中量測的峰值功率附加效益達到22.5%,並有22.7 dBm的飽和輸出功率。因為量測結果和模擬相去甚遠,我們發現是電晶體模型在操作的偏壓不精確,因而提出了修正過的模型。因為電路有振盪的問題,所以我們提出了Q值的分析以穩定電路,並重新設計了放大器。
我們使用65奈米CMOS製程設計並製造了一個頻寬27-34 GHz的緩衝放大器,量測結果顯示輸出功率1 dB功率壓縮點為7.7 dBm,此時能維持21.8 dB的小訊號功率增益,以及13%以上的功率附加效益,峰值功率附加效益達到23.3%並有10.6 dBm的飽和輸出功率。這在所知已發表的Ka頻段緩衝放大器中有最寬的功率頻寬。
Most reported broadband power amplifiers in Ka band have narrowband power characteristics. A broadband power amplifier should have wideband characteristics which include not only gain and return losses but also power performance. In this dissertation, the design and analysis of broadband amplifiers is demonstrated. To verify the proposed method, two Ka-band amplifiers are designed and implemented.
A full Ka-band 20-dBm power amplifier is implemented in 0.15-um GaAs pHEMT technology. The cascode configuration is adopted to provide higher gain. Spurious oscillations are observed in measurement and can be suppressed by off-chip bypass and raising the gate bias of CG transistor. The measurement result shows a power added efficiency (PAE) at 1-dB compression point (P1dB) up to 15.5% and 19.3-dBm OP1dB. Peak PAE higher than 22.5% and saturation output power (Psat) higher than 22.7 dBm are obtained at 27 GHz. Since the measurement results differ from simulation, we find that the transistor model is not precise at the desired bias, thus a modified model is introduced. Because the amplifier suffers from oscillations, the Q factor of bypass network is analyzed to stabilize the amplifier, and the proposed amplifier is redesigned.
A 27-34 GHz buffer amplifier (BA) is fabricated in 65-nm CMOS process. The measurement results show a PAE at P1dB up to 13% while maintaining 21.8-dB gain and 7.7-dBm OP1dB at 30 GHz. The peak PAE and Psat are higher than 23.3% and 10.6 dBm, respectively. To the best of our knowledge, the 27-34 GHz BA has the highest PAE among reported Ka-band CMOS BAs.
URI: http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/66296
Fulltext Rights: 有償授權
Appears in Collections:電信工程學研究所

Files in This Item:
File SizeFormat 
ntu-101-1.pdf
  Restricted Access
22.06 MBAdobe PDF
Show full item record


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.

社群連結
聯絡資訊
10617臺北市大安區羅斯福路四段1號
No.1 Sec.4, Roosevelt Rd., Taipei, Taiwan, R.O.C. 106
Tel: (02)33662353
Email: ntuetds@ntu.edu.tw
意見箱
相關連結
館藏目錄
國內圖書館整合查詢 MetaCat
臺大學術典藏 NTU Scholars
臺大圖書館數位典藏館
本站聲明
© NTU Library All Rights Reserved