請用此 Handle URI 來引用此文件:
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/60314
完整後設資料紀錄
DC 欄位 | 值 | 語言 |
---|---|---|
dc.contributor.advisor | 楊佳玲 | |
dc.contributor.author | Meng-Yen Chuang | en |
dc.contributor.author | 莊夢嬿 | zh_TW |
dc.date.accessioned | 2021-06-16T10:15:22Z | - |
dc.date.available | 2015-08-20 | |
dc.date.copyright | 2013-08-20 | |
dc.date.issued | 2013 | |
dc.date.submitted | 2013-08-19 | |
dc.identifier.citation | [1] R.G. Gallager. Low-density parity-check codes. Information Theory, IRE Transactionson, 8(1):21–28, 1962.
[2] D. J C MacKay. Good error-correcting codes based on very sparse matrices. Information Theory, IEEE Transactions on, 45(2):399–431, 1999. [3] K. Prall. Scaling non-volatile memory below 30nm. In Non-Volatile Semiconductor Memory Workshop, 2007 22nd IEEE, pages 5–10, 2007. [4] Laura M. Grupp, John D. Davis, and Steven Swanson. The bleak future of nand flash memory. In Proceedings of the 10th USENIX conference on File and Storage Technologies, FAST’12, pages 2–2, Berkeley, CA, USA, 2012. USENIX Association. [5] R. Motwani and Chong Ong. Robust decoder architecture for multi-level flash memory storage channels. In Computing, Networking and Communications (ICNC),2012 International Conference on, pages 492–496, 2012. [6] S. Tanakamaru, Y. Yanagihara, and K. Takeuchi. Over-10x-extended-lifetime 76(ssds) with error-prediction ldpc architecture and error-recovery scheme. In Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2012 IEEE International, pages 424–426, 2012. [7] S. Tanakamaru, Y. Yanagihara, and K. Takeuchi. Highly reliable solid-state drives(ssds) with error-prediction ldpc (ep-ldpc) architecture and error-recovery scheme. In Design Automation Conference (ASP-DAC), 2013 18th Asia and South Pacific,pages 83–84, 2013. [8] Jinghu Chen and M.P.C. Fossorier. Near optimum universal belief propagation based decoding of ldpc codes and extension to turbo decoding. In Information Theory,2001. Proceedings. 2001 IEEE International Symposium on, pages 189–, 2001. [9] V. Guruswami and M. Sudan. Improved decoding of reed-solomon and algebraicgeometry codes. Information Theory, IEEE Transactions on, 45(6):1757–1767,1999. [10] R. Kotter and A. Vardy. Algebraic soft-decision decoding of reed-solomon codes. In Information Theory, 2000. Proceedings. IEEE International Symposium on, pages 61–, 2000. [11] Hong Yang, Hyunjae Kim, Sung il Park, Jongseob Kim, Sung-Hoon Lee, Jung-Ki Choi, Duhyun Hwang, Chulsung Kim, Mincheol Park, Keun-Ho Lee, Young-Kwan Park, Jai Kwang Shin, and Jeong-Taek Kong. Reliability issues and models of sub-90nm nand flash memory cells. In Solid-State and Integrated Circuit Technology,2006. ICSICT ’06. 8th International Conference on, pages 760–762, 2006. [12] N. Mielke, T. Marquart, Ning Wu, J. Kessenich, H. Belgal, Eric Schares, F. Trivedi,E. Goodness, and L.R. Nevill. Bit error rate in nand flash memories. In Reliability Physics Symposium, 2008. IRPS 2008. IEEE International, pages 9–19, 2008. [13] K. Fukuda, Y. Shimizu, K. Amemiya, M. Kamoshida, and Chenming Hu. Random telegraph noise in flash memories model and technology scaling. In Electron Devices Meeting, 2007. IEDM 2007. IEEE International, pages 169–172, 2007. [14] C. Monzio Compagnoni, M. Ghidotti, A.L. Lacaita, A.S. Spinelli, and A. Visconti. Random telegraph noise effect on the programmed threshold-voltage distribution of flash memories. Electron Device Letters, IEEE, 30(9):984–986, 2009. [15] F.R. Kschischang, B.J. Frey, and H.-A. Loeliger. Factor graphs and the sum-product algorithm. Information Theory, IEEE Transactions on, 47(2):498–519, 2001. [16] Jie Chen, G. Venkataramani, and H.H. Huang. Repram: Re-cycling pram faulty blocks for extended lifetime. In Dependable Systems and Networks (DSN), 2012 42nd Annual IEEE/IFIP International Conference on, pages 1–12, 2012. [17] Engin Ipek, Jeremy Condit, Edmund B. Nightingale, Doug Burger, and Thomas Moscibroda. Dynamically replicated memory: building reliable systems from nanoscale resistive memories. SIGARCH Comput. Archit. News, 38(1):3–14, March 2010. [18] R. Melhem, R. Maddah, and Sangyeun Cho. Rdis: A recursively defined invertible set scheme to tolerate multiple stuck-at faults in resistive memory. In Dependable Systems and Networks (DSN), 2012 42nd Annual IEEE/IFIP International Conference on, pages 1–12, 2012. [19] Moinuddin K. Qureshi. Pay-as-you-go: low-overhead hard-error correction for phase change memories. In Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, MICRO-44 ’11, pages 318–328, New York,NY, USA, 2011. ACM. [20] Stuart Schechter, Gabriel H. Loh, Karin Straus, and Doug Burger. Use ecp, not ecc,for hard failures in resistive memories. SIGARCH Comput. Archit. News, 38(3):141–152, June 2010. [21] Nak Hee Seong, Dong Hyuk Woo, V. Srinivasan, J.A. Rivers, and H.-H.S. Lee. Safer: Stuck-at-fault error recovery for memories. In Microarchitecture (MICRO),2010 43rd Annual IEEE/ACM International Symposium on, pages 115–124, 2010. [22] Jue Wang, Xiangyu Dong, and Yuan Xie. Point and discard: A hard-error-tolerant architecture for non-volatile last level caches. In Design Automation Conference(DAC), 2012 49th ACM/EDAC/IEEE, pages 253–258, 2012. [23] Doe Hyun Yoon, N. Muralimanohar, Jichuan Chang, P. Ranganathan, N.P. Jouppi,and M. Erez. Free-p: Protecting non-volatile memory against both hard and soft errors. In High Performance Computer Architecture (HPCA), 2011 IEEE 17th International Symposium on, pages 466–477, 2011. [24] Nitin Agrawal, Vijayan Prabhakaran, Ted Wobber, John D. Davis, Mark Manasse,and Rina Panigrahy. Design tradeoffs for ssd performance. In USENIX 2008 Annual Technical Conference on Annual Technical Conference, ATC’08, pages 57–70,Berkeley, CA, USA, 2008. USENIX Association. [25] D. J C MacKay and R.M. Neal. Near shannon limit performance of low density parity check codes. Electronics Letters, 32(18):1645–, 1996.[26] John S. Bucy, Jiri Schindler, Steven W. Schlosser, and Gregory R. Ganger. The disksim simulation environment version 4.0 reference manual. In Carnegie Mellon University Parallel Data Lab Technical Report CMU-PDL-08-101. May 2008, pages 125–131, 2008. [27] Micron Technology. MT29F512G08CUAAA NAND Flash Memory Datasheet.2009. [28] Goddard Space Flight Center. Goddard Technical Standard 9100. Low Density Parity Check Code for Rate 7/8. 2008. http://standards.gsfc.nasa.gov/. [29] Guiqiang Dong, Ningde Xie, and Tong Zhang. On the use of soft-decision errorcorrection codes in nand flash memory. Circuits and Systems I: Regular Papers,IEEE Transactions on, 58(2):429–439, 2011. [30] Kai Zhao, Wenzhe Zhao, Hongbin Sun, and Tong and Zhang. Ldpc-in-ssd: Making advanced error correction codes work effectively in solid state drives. In Proceedings of the 11th USENIX conference on File and Storage Technologies, FAST’13, pages 11–11, Berkeley, CA, USA, 2013. USENIX Association. [31] Jiadong Wang, T. Courtade, H. Shankar, and R.D. Wesel. Soft information for ldpc decoding in flash: Mutual-information optimized quantization. In Global Telecommunications Conference (GLOBECOM 2011), 2011 IEEE, pages 1–6, 2011. [32] Guiqiang Dong, Yuelin Zou, and Tong Zhang. Reducing data transfer latency of nand flash memory with soft-decision sensing. In Communications (ICC), 2012 IEEE International Conference on, pages 7024–7028, 2012. | |
dc.identifier.uri | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/60314 | - |
dc.description.abstract | 隨著製程技術的進步和多層式儲存(multi level cell, MLC)的使用,NAND型快閃記憶體的可信賴性持續退化。因此數個研究提倡採用一先進的錯誤更正碼技術-低密度奇偶檢查碼(low-density parity check code, LDPC code)。 低密度奇偶檢查碼可以藉由軟判決感測(soft-decision sensing)和軟判決解碼(soft-decision decoding)來提供高錯誤修復強度但卻會造成較長的讀取延遲。低密度奇偶檢查碼解碼器所需的軟判決感測和軟判決解碼迭代次數決定於低密度奇偶檢查碼所需要處理的錯誤量。在本篇論文中,我們提出一種新的設計概念以最佳化採用低密度奇偶檢查碼解碼器之NAND 型快閃記憶體固態硬碟。我們利用NAND型快閃記憶體在讀取相同頁時,錯誤位置會大部分相同之特性設計錯誤更正快取,用來快取已發現錯誤位元的正確資料。藉由事先修補快閃記憶體頁的資料來減少錯誤的位元量,加速之後的低密度奇偶檢查碼解碼程序。
為了研究我們提出的設計概念,我們建立了一分析快閃記憶體特性的工具、一低密度奇偶檢查碼模擬器和一固態硬碟模擬器。此外,我們為了探討錯誤更正快取的可能性和效力做了特性分析與評估。 | zh_TW |
dc.description.abstract | With the advance of scaling memory technology and the adoption of MLC, the reliability of NAND flash memory continues to degrade. Therefore, several studies advocate adopting LDPC, an advanced ECC technique. LDPC can provide high error correction strength stemming from its soft-decision sensing and soft-decision decoding operations which result in longer read latency. The number of soft-decision sensing and soft-decision decoding iterations required by a LDPC decoder depends on the number of errors the LDPC need to deal with. In this thesis, we propose a new design concept for optimizing NAND flash based SSDs adopting LDPC decoders. We exploit the characteristic that the positions of errors are largely identical between reads to the same NAND flash page. We design ECC Cache to cache the correct data of flash bits that are found erroneous. By performing the patch of the raw NAND flash data in advance, the number of erroneous bits in the data is reduced and the latency of the following LDPC decoding procedure gains speedup.
We build up a flash characterization tool, a LDPC simulator, and a SSD simulator, for studying the proposed concepts. Furthermore, we perform characterization and evaluation to explore the opportunities and effectiveness of ECC Cache. | en |
dc.description.provenance | Made available in DSpace on 2021-06-16T10:15:22Z (GMT). No. of bitstreams: 1 ntu-102-R00922059-1.pdf: 5697272 bytes, checksum: cb0e5855f0240fce2a969faec50d290a (MD5) Previous issue date: 2013 | en |
dc.description.tableofcontents | Contents
致謝i 中文摘要iii Abstract v 1 Introduction 1 2 Background 5 2.1 Basics of NAND Flash Memory . . . . . . . . . . . . . . . . . . . . . . 5 2.2 Basics of LDPC Codes . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 3 Optimizing NAND Flash-Based SSDs Using an ECC Cache 11 3.1 Observation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 3.1.1 Error locality in NAND Flash memory . . . . . . . . . . . . . . . 11 3.1.2 Improve LDPC decode via exploiting error locality . . . . . . . . 12 3.2 Architecture design . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 3.2.1 SSD architecture . . . . . . . . . . . . . . . . . . . . . . . . . . 13 3.2.2 ECC cache’s structure . . . . . . . . . . . . . . . . . . . . . . . 15 3.2.3 ECC Cache’s data representation . . . . . . . . . . . . . . . . . . 16 4 Evaluation 21 4.1 Characterizing error locality in NAND flash . . . . . . . . . . . . . . . . 21 4.2 Simulating LDPC decoders with ECC cache . . . . . . . . . . . . . . . . 23 4.3 Simulating SSD with ECC cache . . . . . . . . . . . . . . . . . . . . . . 25 4.4 Workloads . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26 5 Evaluation results 29 5.1 Characterizing results . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29 5.2 LDPC simulation results . . . . . . . . . . . . . . . . . . . . . . . . . . 32 5.3 SSD simulation results . . . . . . . . . . . . . . . . . . . . . . . . . . . 34 6 Related Work 43 7 Conclusions 45 Bibliography 47 | |
dc.language.iso | zh-TW | |
dc.title | 利用錯誤更正快取以最佳化快閃記憶體組成之固態硬碟 | zh_TW |
dc.title | Optimizing NAND Flash-Based SSDs Using an ECC Cache | en |
dc.type | Thesis | |
dc.date.schoolyear | 101-2 | |
dc.description.degree | 碩士 | |
dc.contributor.oralexamcommittee | 陳依蓉,吳晉賢 | |
dc.subject.keyword | 低密度奇偶檢查碼,NAND型快閃記憶體,記憶體感測,軟判決錯誤更正碼, | zh_TW |
dc.subject.keyword | low-density parity check~(LDPC),NAND Flash,memory sensing,soft-decision error-correction code~(ECC), | en |
dc.relation.page | 50 | |
dc.rights.note | 有償授權 | |
dc.date.accepted | 2013-08-19 | |
dc.contributor.author-college | 電機資訊學院 | zh_TW |
dc.contributor.author-dept | 資訊工程學研究所 | zh_TW |
顯示於系所單位: | 資訊工程學系 |
文件中的檔案:
檔案 | 大小 | 格式 | |
---|---|---|---|
ntu-102-1.pdf 目前未授權公開取用 | 5.56 MB | Adobe PDF |
系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。