Skip navigation

DSpace JSPUI

DSpace preserves and enables easy and open access to all types of digital content including text, images, moving images, mpegs and data sets

Learn More
DSpace logo
English
中文
  • Browse
    • Communities
      & Collections
    • Publication Year
    • Author
    • Title
    • Subject
    • Advisor
  • Search TDR
  • Rights Q&A
    • My Page
    • Receive email
      updates
    • Edit Profile
  1. NTU Theses and Dissertations Repository
  2. 電機資訊學院
  3. 電子工程學研究所
Please use this identifier to cite or link to this item: http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/47244
Title: CMOS鎖相迴路頻率合成器之研究與應用
The Design and Application of CMOS PLL-Based Frequency Synthesizers
Authors: Yuen-Tai Chang
張元泰
Advisor: 呂學士
Keyword: 鎖相迴路,三角積分器,分數型鎖相迴路,頻率合成器,高斯頻率鍵移,傳輸機,2.4GHz,
PLL,delta-sigma modulator,&#8710,&#8721,fractional-N frequency synthesizer,GFSK,transmitter,2.4GHz,
Publication Year : 2010
Degree: 碩士
Abstract: 本論文共大分為二個部分,第一個部分為研製一個10/5/2.4 GHz的分數型頻率合成器,第二個部分為研製一個以分數型頻率合成器為架構之2.4GHz高斯頻率鍵移(Gaussian Frequency Shift Keying, GFSK)傳輸機。
論文中第一個部分為一個具有自動頻率校正之適用於10/5/2.4 GHz的多頻段分數型頻率合成器,藉由一鎖相迴路內之壓控振盪器VCO輸出第一個頻段,再經由動態除頻器輸出第二個頻段,最後再透過高速電流模式除頻器輸出第三個頻段以達成應用於10/5/2.4 GHz之通訊系統。
論文中第二個部分為一個以分數型頻率合成器為架構之2.4GHz高斯頻率鍵移傳輸機。此高斯頻率鍵移傳輸機採用8位元之數位三角積分器,高斯濾波器及一閉迴路鎖相迴路作為核心電路。也因採用閉迴路鎖相迴路架構及不需混波器,故此傳輸機系統具有好的相位雜訊、較低的電路復雜度等特性。
關鍵字:鎖相迴路 ,三角積分器,分數型鎖相迴路,頻率合成器,高斯頻率鍵移,傳輸機, 2.4GHz
In this thesis, we roughly divide two part, part one is a 10/5/2.4 GHz fractional-N frequency synthesizer with auto frequency calibration, part two is a 2.4GHz GFSK transmitter base on a fractional-N frequency synthesizer.
In part one, a 10/5/2.4 GHz multiband frequency synthesizer with auto frequency calibration (AFC). To achieve the application of 10/5/2.4 GHz communication system, the first band is directly output of VCO then through a super-dynamic divider output is the second band and then through a current mode logic divider output is the third band.
In part two, a GFSK transmitter have been designed and realized base on a 2.4GHz frequency synthesizer. this GFSK transmitter using a 8-bit delta-sigma modulator, Gaussian filter and a close loop phase lock loop. It has good phase noise, easy to implement due to the architecture of close loop and no mixer required.
Keywords: PLL, delta-sigma modulator, ∆∑fractional-N frequency synthesizer, GFSK, transmitter, 2.4GHz
URI: http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/47244
Fulltext Rights: 有償授權
Appears in Collections:電子工程學研究所

Files in This Item:
File SizeFormat 
ntu-99-1.pdf
  Restricted Access
3.41 MBAdobe PDF
Show full item record


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.

社群連結
聯絡資訊
10617臺北市大安區羅斯福路四段1號
No.1 Sec.4, Roosevelt Rd., Taipei, Taiwan, R.O.C. 106
Tel: (02)33662353
Email: ntuetds@ntu.edu.tw
意見箱
相關連結
館藏目錄
國內圖書館整合查詢 MetaCat
臺大學術典藏 NTU Scholars
臺大圖書館數位典藏館
本站聲明
© NTU Library All Rights Reserved