請用此 Handle URI 來引用此文件：
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/43615完整後設資料紀錄
| DC 欄位 | 值 | 語言 |
|---|---|---|
| dc.contributor.advisor | 曹恆偉,王暉 | |
| dc.contributor.author | Chung-Chun Chen | en |
| dc.contributor.author | 陳重均 | zh_TW |
| dc.date.accessioned | 2021-06-15T02:24:25Z | - |
| dc.date.available | 2011-08-20 | |
| dc.date.copyright | 2009-08-20 | |
| dc.date.issued | 2009 | |
| dc.date.submitted | 2009-08-18 | |
| dc.identifier.citation | [1]http://www.ieee802.org/15/pub/TG3c.html
[2http://www.soumu.go.jp/joho_tsusin/pressrelease/japanese/denki/000922j603.html [3]http://wireless.fcc.gov/ [4]H. Hoshino, R. Tachibana, T. Mitomo, N. Ono, Y. Yoshihara, and R. Fujimoto,“A 60-GHz phase-locked loop with inductor-less prescaler in 90-nm CMOS,”in Proc. Eur. Solid-State Circuits Conf., Sep. 2007, pp. 472–475. [5]J. Lee, M. Liu, and H. Wang,“A 75-GHz phase-locked loop in 90-nm CMOS technology,”IEEE J. Solid-State Circuits, vol. 43, no. 6, pp. 1414–1426, Jun. 2008. [6]F. H. Gebara et al.,“A 1 V 18 GHz clock generator in a 65 nm PD-SOI technology,”in IEEE Int. Solid-State Circuits Conf. Dig., Feb. 2007, pp. 312–313. [7]A. V. Rylyakov et al.,“A modular all-digital PLL architecture enabling both 1-to-2 GHz and 24-to-32 GHz operation in 65 nm CMOS,”in IEEE Int. Solid-State Circuits Conf. Dig., Feb. 2008, pp. 516–517. [8]A. Rylyakov et al.,“A wide tuning range (1 GHz–to–15 GHz) fractional-N all-digital PLL in 45 nm SOI,”in Proc. IEEE Custom Integrated Circuits Conf., 2008, pp. 431–434. [9]J. Borremans, M. Dehan, K. Scheir, M. Kuijk, and P. Wambacq,“VCO design for 60 GHz applications using differential shielded inductors in 0.13-μm CMOS,”in IEEE RFIC, Jun. 2008, pp. 135–138. [10]H.-H. Hsieh and L.-H. Lu,“A V-band CMOS VCO with an admittance-transforming cross-coupled pair,”IEEE J. Solid-State Circuits, vol. 44, no. 6, pp. 1689–1696, Jun. 2009. [11]C. Cao and K. K. O,“Millimeter-wave voltage-controlled oscillators in 0.13-μm CMOS technology,”IEEE J. Solid-State Circuits, vol. 41, no. 6, pp. 1297–1304, Jun. 2006.. [12]F. Ellinger et. al,“60 GHz VCO with wideband tuning range fabricated on VLSI SOI CMOS technology,”in IEEE MTT-S Int Microw. Symp. Dig., Jun. 2004, pp. 1329–1332. [13]D. Huang, W. Hant, N. Y. Wang, T. W. Ku, Q. Gu, R. Wang, and M. C. F. Chang,“A 60 GHz CMOS VCO using on-chip resonator with embedded artificial dielectric for size, loss and noise reduction,”in IEEE Int. Solid-State Circuits Conf. Dig., Feb. 2006, pp. 1218–1227. [14]H. Veenstra and M.G.M. Notten,“60 GHz VCOs with transmission line resonator in a 0.25-μm SiGe BiCMOS technology,”in IEEE RFIC, Jun. 2008, pp. 119–122. [15]J.-Y. Lee, S.-H. Lee, H. Kim, and H.-K. Yu,“A 45-to-60-GHz two-band SiGe:C VCO for millimeter-wave applications,” in IEEE RFIC, Jun. 2007, pp. 709–712. [16]C.-C. Li, C.-C. Chen, B.-J. Huang, P.-C. Huang, K.-Y. Lin, and H. Wang,“A novel ring-based triple-push 0.2–to–34 GHz VCO in 0.13-μm CMOS technology,”in IEEE MTT-S Int Microw. Symp. Dig., Jun. 2008, pp. 347–350. [17]H. Tong, S. Cheng, A. I. Karlayan, and J. S. Martinez,“An injection-locked frequency divider with multiple highly nonlinear injection stages and large division ratios,”IEEE Trans. Circuits and Systems II, Exp. Briefs, vol. 54, no. 4, pp. 313–317, Apr. 2007. [18]S.-H. Wen, J.-W. Huang, C.-S. Wang, and C.-K. Wang,“A 60 GHz wide locking range CMOS frequency divider using power-matching technique,”in Asian Solid-State Circuits Conf., Nov. 2006, pp. 187–190. [19]P. Mayr, C. Weyers, and U. Langmann,“A 90 GHz 65-nm CMOS injection-locked frequency divider,”in IEEE Int. Solid-State Circuits Conf. Dig., Feb. 2007, pp. 198–199. [20]L.-H. Lu and J.-C. Chien,“A wide-band CMOS injection-locked ring oscillator,”IEEE Microwave and Wireless Component Lett., vol. 15, no. 10, pp. 676–678, Oct. 2005. [21]H. Wu and A. Harjimiri,“A 19 GHz 0.5 mW 0.35-μm CMOS frequency divider with shunt-peaking locking-range enhancement,”in IEEE Int. Solid-State Circuits Conf. Dig., Feb. 2001, pp. 412–413. [22]J.-C. Chien and L.-H. Lu,“40 GHz wide-locking-range regenerative frequency divider and low-phase-noise balanced VCO in 0.18-μm CMOS,”in IEEE Int. Solid-State Circuits Conf. Dig., Feb. 2007, pp. 544–545. [23]K. Yamamoto and M. Fujishima,“70 GHz CMOS harmonic injection-locked divider,”in IEEE Int. Solid-State Circuits Conf. Dig., Feb. 2006, pp. 2472–2481. [24]Shao-Hua Lee, Sheng-Lyang Jang, and Yun-Hsueh Chung,“A low voltage divide-by-4 injection locked frequency divider with quadrature outputs,”IEEE Microwave and Wireless Component Lett., vol. 17, no. 5, pp. 373–375, May 2007. [25]G. Cusmai, M.Repossi, G. Albasini, and F. Svelto,“A 3.2–7.3 GHz quadrature oscillator with magnetic tuning,”in IEEE Int. Solid-State Circuits Conf. Dig., pp. 92–93, Feb., 2007. [26]K. C. Kwok and J. R. Long,“A 23–to–29 GHz transconductor-tuned VCO MMIC in 0.13-μm CMOS,”IEEE J. Solid-State Circuits, vol. 42, pp. 2878–2886, Dec. 2007. [27]B. Jung and R. Harjani,“A 20 GHz VCO with 5 GHz tuning range in 0.25-μm SiGe BiCMOS,”in IEEE Int. Solid-State Circuits Conf. Dig., pp. 178–179, Feb., 2004. [28]A. Ismail1 and A. Abidi,“A 3.1 to 8.2 GHz direct conversion receiver for MB-OFDM UWB communications,”in IEEE Int. Solid-State Circuits Conf. Dig., pp. 208–209, Feb., 2005. [29]W.-M. L. Kuo, J. D. Cressler, Y.-J. E. Chen, and A. J. Joseph, ”An inductorless Ka-band SiGe HBT ring oscillator,”IEEE Microwave and Wireless Comp. Letters, vol. 15, pp. 682–684, Oct. 2005. [30]Y.-L. Tang and H. Wang,“Triple-push oscillator approach: theory and experiments,”IEEE J. Solid-State Circuits, vol. 36, pp. 1472–1479, Oct. 2001. [31]Y. A. Eken and J. P. Uyemura,“A 5.9-GHz voltage-controlled ring oscillator in 0.18-μm CMOS,”IEEE J. Solid-State Circuits, vol. 39, pp. 230–233, Jan. 2004. [32]P. Quinlan et al.,“A multimode 0.3–200-kb/s transceiver for the 433/868/915-MHz bands in 0.25-μm CMOS,”IEEE J. Solid-State Circuits, vol. 39, no. 12, pp. 2297–2310, Dec. 2004. [33]V. Peiris et al.,“A 1 V 433/868 MHz 25 kb/s-FSK 2kb/s-OOK RF transceiver SoC in standard digital 0.18 μm CMOS,”in IEEE Int. Solid-State Circuits Conf. Dig., Feb. 2005, pp. 258–259. [34]J. Lee et al.,“A low-power full integrated 60 GHz transceiver system with OOK modulation and on-board antenna assembly,”in IEEE Int. Solid-State Circuits Conf. Dig., Feb. 2009, pp. 316–317. [35]W. L. Chan, H. Veenstra, and J. R. Long,“A 32 GHz quadrature LC-VCO in 0.25-μm SiGe BiCMOS technology,”in IEEE Int. Solid-State Circuits Conf. Dig., Feb. 2005, pp. 538–539. [36]H.-H. Hsieh, Y.-C. Hsu, and L.-H. Lu,“A 15/30-GHz dual-band multiphase voltage-controlled oscillator in 0.18-μm CMOS,”IEEE Trans. Microw. Theory Tech., vol. 55, pp. 474-483, Mar. 2007. [37]J. Choi and A. Mortazawi,“Design of push-push and triple-push oscillator for reducing 1/f noise upconversion,”IEEE Trans. Microwave Theory Tech., vol. 53, pp. 3407–3414, Nov. 2005. [38]S.-Y. Lee and J.-Y. Hsieh,“Analysis and implementation of a 0.9-V voltage-controlled oscillator with low phase noise and low power dissipation,”IEEE Trans. Circuit and Syst. II, Express Briefs, vol. 55, pp. 624–627, Jul. 2008. [39]T.-H. Lin et al.,“A 5 GHz, 192.6 dBc/Hz/mW FOM, LC-VCO system with amplitude control loop and LDO voltage regulator in 0.18 um CMOS,”IEEE Microwave and Wireless Comp. Letters, vol. 17, pp. 730–732, Oct. 2007. [40]X. Wang and B. Bakkaloglu,“Systematic design of supply regulated LC-tank voltage-controlled oscillators,”IEEE Trans. Circuit and Syst. I, Regular, vol. 55, pp. 1834–1844, Aug. 2008. [41]R. Aparicio and A. Hajimiri,“A noise-shifting differential Colpitts VCO,”IEEE J. Solid-State Circuits, vol. 37, pp. 1728–1736, Dec. 2002. [42]B. Razavi,“A millimeter-wave CMOS heterodyne receiver with on-chip LO and divider,”IEEE J. Solid-State Circuits, vol. 43, no. 2, pp. 477–485, Feb. 2008. [43]A. Parsa and B. Razavi,“A 60 GHz CMOS receiver using a 30 GHz LO,”in IEEE Int. Solid-State Circuits Conf. Dig., Feb. 2008, pp. 190–191. [44]S. Emami, C. H. Doan, A. M. Niknejad, and R. W. Brodersen,“A highly integrated 60 GHz CMOS front-end receiver,”in IEEE Int. Solid-State Circuits Conf. Dig., Feb. 2007, pp. 190–191. [45]S. Pinel et al.,“A 90 nm CMOS 60 GHz radio,”in IEEE Int. Solid-State Circuits Conf. Dig., Feb. 2008, pp. 130–131. [46]C. Lee and S.-I. Liu,“A 58-to-60.4 GHz frequency synthesizer in 90 nm CMOS,”in IEEE Int. Solid-State Circuits Conf. Dig., Feb. 2007, pp. 196–197. [47]E. Laskin et al.,“A 95 GHz receiver with fundamental-frequency VCO and static frequency divider in 65 nm digital CMOS,”in IEEE Int. Solid-State Circuits Conf. Dig., Feb. 2008, pp. 180–181. [48]C.-C. Chen et al.,“3 mW V-Band divide-by-2 and W-Band divide-by-4 wide locking range frequency dividers in 90-nm CMOS,”in IEEE MTT-S Int Microw. Symp. Dig., Jun. 2009, pp. 1089–1092. [49]H. R. Rategh and T. H. Lee,“Superharmonic injection-locked frequency dividers,”IEEE J. Solid-State Circuits, vol. 34, no. 6, pp. 813–821, Jun. 1999. [50]M. Tiebout,“A CMOS direct injection-locked oscillator topology as high-frequency low-power frequency divider,”IEEE J. Solid-State Circuits, vol. 39, no. 7, pp. 1170–1174, Jul. 2004. [51]K. Yamamoto and M. Fujishima,“55 GHz CMOS frequency divider with 3.2 GHz locking range,”in Proc. Eur. Solid-State Circuits Conf., Sep. 2004, pp. 135–138. [52]H. Wu and A. Hajimiri,“A 19 GHz 0.5 mW 0.35 μm CMOS frequency divider with shunt-peaking locking-range enhancement,”in IEEE Int. Solid-State Circuits Conf. Dig., Feb. 2001, pp. 412–413. [53]C.-Y. Wu and C.-Y. Yu,“Design and analysis of a millimeter-wave direct injection-locked frequency divider with large frequency divider with large frequency locking range”,IEEE Trans. Microw. Theory Tech., vol. 55, no. 8, pp. 1649–1658, Aug. 2007. [54]K.-H. Tsai et al.,“3.5 mW W-band frequency divider with wide locking range in 90 nm CMOS technology,”in IEEE Int. Solid-State Circuits Conf. Dig., Feb. 2008, pp. 466–467. [55]L.-C. Cho et al.,“93.5~109.4 GHz CMOS injection-locked frequency divider with 15.3% locking range,”in Symp. VLSI Circuits Dig., Jun. 2008, pp. 86–87. [56]S. Rong et al.,“0.9 mW 7 GHz and 1.6 mW 60 GHz frequency dividers with locking-range enhancement in 0.13 μm CMOS,”in IEEE Int. Solid-State Circuits Conf. Dig., Feb. 2009, pp. 96–97. [57]B.-Y. Lin et al.,“A 128.24-to-137.00 GHz injection-locked frequency divider in 65 nm CMOS,”in IEEE Int. Solid-State Circuits Conf. Dig., Feb. 2009, pp. 282–283. [58]J.-C. Chien et al.,“A harmonic injection-locked frequency divider in 0.18-μm SiGe BiCMOS,”IEEE Microw. Wireless Compon. Lett., vol. 16, no. 10, pp. 561–563, Oct. 2006. [59]M.-C. Chuang et al.,“A 50 GHz divide-by-4 injection lock frequency divider using matching method,”IEEE Microw. Wireless Compon. Lett., vol. 18, no. 5, pp. 344–346, May 2008. [60]C.-C. Chen et al.,“A 24-GHz divide-by-4 injection-locked frequency divider in 0.13-μm CMOS technology,”in Proc. IEEE Asian Solid-State Circuits Conf., Nov. 2007, pp. 340–343. [61]C.-H. Wang et al.,“A 66–72 GHz divide-by-3 injection-locked frequency divider in 0.13-μm CMOS technology,”in Proc. IEEE Asian Solid-State Circuits Conf., Nov. 2007, pp. 344–347. [62]B. Razavi,“Heterodyne phase locking: a technique for high-speed frequency division,”IEEE J. Solid-State Circuits, vol. 42, no. 12, pp. 2887–2892, Dec. 2007. [63]Q. Gu et al.,“A low power V-band CMOS frequency divider with wide locking range and accurate quadrature output phases,”IEEE J. Solid-State Circuits, vol. 43, no. 4, pp. 991–998, Apr. 2008. [64]F. Ellinger et al.,“30-40 GHz drain-pumped passive-mixer MMIC fabricated on VLSI SOI CMOS technology,”IEEE Trans. Microw. Theory Tech., vol. 52, pp. 1382–1391, May, 2004. [65]J. Lee and B. Razavi,“A 40-GHz frequency divider in 0.18-μm CMOS technology,”IEEE J. Solid-State Circuits, vol. 39, no. 4, pp. 594–601, Apr. 2004. [66]A. W. L. Ng et al.,“A 1-V 24-GHz 17.5 mW phase-locked loop in a 0.18-μm CMOS process,”IEEE J. Solid-State Circuits, vol. 41, no. 6, pp. 1236–1244, Jun. 2006. [67]Sonnet. Sonnet Software, Inc., Syracuse, NY [Online]. Available: http://www.sonnetusa.com. [68]H.-D. Wohlwuth and D. Kehrer,“A high sensitivity static 2:1 frequency divider up to 27 GHz in 120-nm CMOS,”in Proc. Eur. Solid-State Circuits Conf., Sept. 2002, pp. 823–826. [69]R. J. Betancourt-Zamora, S. Verma, and T. H. Lee,“1-GHz and 2.8-GHz CMOS injection-locked ring oscillator prescalers,”in Symp. VLSI Technology Dig., Jun. 2001, pp. 47–50. [70]H. Tong, S. Cheng, A. I. Karlayan, and J. S. Martinez,“An injection-locked frequency divider with multiple highly nonlinear injection stages and large division ratios,”IEEE Trans. Circuits and Systems II, Exp. Briefs, vol. 54, no. 4, pp. 313–317, Apr. 2007. [71]S.-H. Lee, S.-L. Jang, and Y.-H. Chung,“A low voltage D4 injection locked frequency divider with quadrature outputs,”IEEE Microwave and Wireless Component Lett., vol. 17, no. 5, pp. 373–375, May 2007. [72]A. Hajimiri, S. Limotyrakis, and T. H. Lee,“Jitter and phase noise in ring oscillators,”IEEE J. Solid-State Circuits, vol. 34, no. 6, pp. 790–804, Jun. 1999. [73]A. A. Abidi,“Phase noise and jitter in CMOS ring oscillators,”IEEE J. Solid-State Circuits, vol. 41, no. 8, pp. 1803–1816, Aug. 2006. [74]J.-C. Chien and L.-H. Lu,“Analysis and design of wideband injection-locked ring oscillators with multiple-input injection,”IEEE J. Solid-State Circuits, vol. 42, no. 9, pp. 1906–1915, Sep. 2007. [75]A. Mirzaei, M. E. Heidari, R. Bagheri, and A. A. Abidi,“Multi-phase injection widens lock range of ring-oscillator-based frequency dividers,”IEEE J. Solid-State Circuits, vol. 43, no. 3, pp. 656–671, Mar. 2008. [76]R. E. Best, Phase-Locked Loops: Design, Simulation and Applications, 4th, McGraw-Hill, 1999. [77]W. Egan, Phase-Locked Basics, John Wiley & Sons, Inc., 1998. [78]B. Razavi, Design of Integrated Circuits for Optical Communications, McGraw-Hill, 2003. [79]B. Razavi, RF Microelectronics, Prentice-Hall, 1998. [80]W. O. Keese,“An analysis and performance evaluation of a passive filter design technique for charge pump phase-locked loops,”National Semiconductor Application Note 1001, May 1996. [81]K.-H. Tsai and S.-I. Liu, 'A 43.7 mW 96 GHz phase-locked loop in 65 nm CMOS technology', in IEEE Int. Solid-State Circuits Conf. Dig., Feb. 2009, pp. 276–277. [82]D. B. Leeson,“A simple model of feedback oscillator noise spectrum,”Proc. IEEE, vol. 54, pp. 329–330, 1966. [83]E. Hegazi, H. Sjöland, and A. A. Abidi,“A filtering technique to lower LC oscillator phase noise,”IEEE J. Solid-State Circuits, vol. 36, no. 12, pp. 1921–1930, Dec. 2001. [84]M. Tiebout,“Low-power low-phase-noise differentially tuned quadrature VCO design in standard CMOS,”IEEE J. Solid-State Circuits, vol. 36, no. 7, pp. 1018–1024, July 2001. [85]A. M. Niknejad and H. Hashemi (editors), mm-Wave Silicon Technology: 60 GHz and Beyond, Springer, 2008. [86]B. Casper et al.,“A 20 Gb/s embedded clock transceiver in 90 nm CMOS,”in IEEE Int. Solid-State Circuits Conf. Dig., Feb. 2006, pp. 1334–1343. [87]S. Li, I. Kipnis, and M. Ismail,“A 10-GHz CMOS quadrature LC-VCO for multirate optical applications,”IEEE J. Solid-State Circuits, vol. 38 no. 10, pp. 1626–1634, Oct. 2003. [88]J.-C. Chien and L.-H. Lu,“Design of wide-tuning-range millimeter-wave CMOS VCO with a standing-wave architecture,”IEEE J. Solid-State Circuits, vol. 42, no. 9, pp. 1942–1952, Sept. 2007 [89]Z. Li and K. K. O,“A low-phase-noise and low-power multiband CMOS voltage-controlled oscillator,”IEEE J. Solid-State Circuits, vol. 40, no. 6, pp. 1296–1302, Jun. 2005. [90]M. Demirkan, S. P. Bruss, and R. R. Spencer,“Design of wide tuning-range CMOS VCOs using switched coupled-inductors,”IEEE J. Solid-State Circuits, vol. 43, no. 5, pp. 1156–1163, May 2008. [91]P.-C. Huang et al.,“A low-power 114-GHz push-push CMOS VCO using LC source degeneration,”IEEE J. Solid-State Circuits, vol. 42, no. 6, pp. 1230–1239, June 2007. [92]C. Cao, Y. Ding, and K. K. O,“A 50-GHz phase-locked loop in 0.13-μm CMOS,”IEEE J. Solid-State Circuits, vol. 42, no. 8, pp. 1649–1656, Aug. 2007. [93]B. Heydari et al.,“Millimeter-wave devices and circuit blocks up to 104 GHz in 90 nm CMOS,”IEEE J. Solid-State Circuits, vol. 42, no. 12, pp. 2893–2903, Dec. 2007. [94]T.-C. Lee and Y.-C. Huang,“The design and analysis of a Miller-divider-based clock generator for MBOA-UWB application,”IEEE J. Solid-State Circuits, vol. 41, no. 6, pp. 1253–1261, Jun. 2006. [95]J. Lee,“High-speed circuit designs for transmitters in broadband data links,”IEEE J. Solid-State Circuits, vol. 41, no. 5, pp. 1004–1015, May. 2006. [96]J. Kim et al,“A 20-GHz phase-locked loop for 40-gb/s serializing transmitter in 0.13-μm CMOS,”IEEE J. Solid-State Circuits, vol. 41, no. 4, pp. 899–908, Apr. 2006. [97]T. Chalvatzis et al,“Low-voltage topologies for 40-Gb/s Circuits in nanoscale CMOS,”IEEE J. Solid-State Circuits, vol. 42, no. 7, pp. 1564–1573, July 2007. [98]L.-C. Cho C. Lee, and S.-I. Liu,“A 1.2-V 37–38.5-GHz eight-phase clock generator in 0.13-μm CMOS technology,”IEEE J. Solid-State Circuits, vol. 42, no. 6, pp. 1261–1270, Jun. 2007. [99]R. L. Miller,“Fractional-frequency generators utilizing regenerative modulation,”Proc. Inst. Radio Eng, vol. 27, pp. 446–456, Jul. 1939. [100]W.-Z. Chen and C.-L. Kuo,“18 GHz and 7 GHz superharmonic injection- locked dividers in 0.25-μm CMOS technology,”in Proc. Eur. Solid-State Circuits Conf., Sep. 2002, pp. 89–92. | |
| dc.identifier.uri | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/43615 | - |
| dc.description.abstract | 本論文研究方向是著重於研究超寬頻的毫米波鎖相迴路裡的關鍵零組件，包括了超寬頻率調整範圍的壓控振盪器與寬輸入鎖定範圍的注入鎖定除頻器。
由於高速資料傳輸的需求增加，寬頻的頻寬與毫米波的頻帶已被應用於高速無線傳輸。因此，在毫米波寬頻收發機裡需要一個超寬頻的毫米波鎖相迴路來產生所需要的時脈或是本地振盪器。然而，如此超寬頻的毫米波鎖相迴路卻受限於超寬頻率調整範圍的壓控振盪器與寬輸入鎖定範圍的注入鎖定除頻器，因此，在本論文裡，使用了一種環性為主三推式壓控振盪器的架構與先進的CMOS製程實現了超寬頻率調整範圍的壓控振盪器。這個壓控振盪器的分析與設計上之考量均有詳細的描述，實驗結果也展示了此超寬頻率調整範圍是目前為止最寬的頻率調整範圍。雖然此壓控振盪器的相位雜訊不算好，但寬頻可調範圍的特性可實現超寬頻鎖相迴路。 除了超寬頻率調整範圍的壓控振盪器之外，寬輸入鎖定範圍的注入鎖定除頻器也是必需的。注入鎖定除頻器可被分成兩類，分別為LC型與環型。在較低的操作頻率下，使用同相位注入的方法製作了無電感的環型除四注入鎖定除頻器，且描述了分析與設計考量。實驗結果展示了這個除四注入鎖定除頻器達到了相當寬的輸入鎖定範圍，儘管環型除四注入鎖定除頻器也許無法操作在非常高的頻率，搭配多推式壓控振盪器，此注入鎖定除頻器或許可以整合到應用於毫米波傳輸系統之鎖相迴路的第一級除頻器。 在較高的操作頻率下，以提出的雙混波技術製作了LC型V-頻帶 (50-75 GHz) 與W-頻帶 (75-110 GHz) 的注入鎖定除頻器。引進了電壓轉換增益與其相關的式子來針對混波式注入鎖定除頻器去解釋了寬頻輸入鎖定範圍，另外也仔細地描述了設計考量與步驟。根據此設計的準則，V-頻帶除二的注入鎖定除頻器在沒有任何調整的機制下達到了幾乎是整個V-頻帶的輸入鎖定範圍，這麼寬頻的輸入鎖定範圍特性可實現超寬頻鎖相迴路。另外，提出的除四W-頻帶注入鎖定除頻器克服了在如此高的操作頻率下，在第一級注入鎖定除頻器與第二級除頻器之間的輸入鎖定範圍不匹配的問題。儘管W-頻帶注入鎖定除頻器不能像V-頻帶注入鎖定除頻器有這麼寬的輸入鎖定範圍，跟其他先前的文獻比較，還是有相當寬頻的輸入鎖定範圍。 | zh_TW |
| dc.description.abstract | The aim of this dissertation is to develop the key components in a millimeter-wave (MMW) ultra-wideband phase-locked loop (PLL), namely an ultra-wide tuning range voltage-controlled oscillator (VCO) and a wide input locking range injection-locked frequency divider (ILFD).
Owing to the increasing demand for high-speed data transmission, broadband and MMW frequency bands have been allocated for high-speed wireless transmission. Therefore, an ultra-wideband MMW PLL is required in a MMW wireless broadband transceiver to generate the required clock or local oscillator (LO) source. However, such an ultra-wideband PLL is limited by the lack of an ultra-wide tuning range VCO and a wide input locking range ILFD. Therefore, in this dissertation, an ultra-wide tuning range VCO is developed using the topology of a ring-based triple-push VCO and advanced CMOS technology. The analytical and design considerations of this VCO are described in detail. The experimental results demonstrate the ultra-wide tuning range, the widest reported to date. Although the phase noise of this VCO is mediocre, this wide tuning range facilitates the realization of an ultra-wideband PLL. In addition to an ultra-wide tuning range VCO, a wide input locking range ILFD is also necessary. ILFDs can be classified into two types: LC-type and ring-type. For lower operating frequencies, an inductor-less ring-type (divide-by-four) D4 ILFD is developed using the in-phase injection method. The analytical and design considerations are described. The experimental results demonstrate that this D4 ILFD achieves a wide input locking range. Although this ring-type D4 ILFD may not operate at very high frequencies, operating with a multi-push VCO, this ILFD may be the first-stage frequency divider (FD) in a MMW PLL for transmission applications. For higher operating frequencies, LC-type V-band (50-75 GHz) and W-band (75-110 GHz) ILFDs are developed with a proposed dual-mixing technique. The voltage conversion gain is introduced and the formulas for the dual-mixing ILFD are derived to explain the wide input locking ranges. Design considerations and procedures are also described in detail. According to the design guidelines, the V-band (divide-by-two) D2 ILFD achieves an input locking of almost the full V-band without any tuning mechanism. This wide input locking range also facilitates the realization of an ultra-wideband PLL. Furthermore, the proposed W-band D4 ILFD solves the input locking range mismatch between the first-stage ILFD and the second-stage FD at considerably high operating frequencies. Although the W-band ILFD does not have as wide an input locking range as the V-band D2 ILFD, it has a sufficient input locking range as compared with prior arts. | en |
| dc.description.provenance | Made available in DSpace on 2021-06-15T02:24:25Z (GMT). No. of bitstreams: 1 ntu-98-D93943007-1.pdf: 5961790 bytes, checksum: 58e75600891f685487529506e138064d (MD5) Previous issue date: 2009 | en |
| dc.description.tableofcontents | Chapter 1 Introduction................................ 1
1.1 Background and Motivation.................... 1 1.2 Literature Survey............................ 4 1.3 Contributions.................................6 1.4 Organization of this Dissertation.............7 Chapter 2 Fundamentals of a MMW PLL ...................9 2.1 Introduction.................................10 2.2 MMW VCOs.....................................11 2.3 MMW FDs......................................15 2.4 Summary......................................19 Chapter 3 An Ultra-wide Tuning Range MMW VCO..........21 3.1 Introduction of VCOs.........................22 3.2 Operation Principles of Ring-based Multi-push VCOs.........................................24 3.3 Design Considerations........................27 3.3.1 Ring-based Triple-push VCOs..................27 3.3.2 Tuning Range.................................30 3.3.3 Fundamental and Second Harmonic Rejections...31 3.4 Circuit Design...............................35 3.4.1 Technology...................................35 3.4.2 Frequency Tuning Range.......................39 3.4.3 Fundamental and Second Harmonic Rejections...41 3.4.4 Phase Noise..................................46 3.5 Experimental Results.........................50 3.6 Discussion...................................62 3.7 Summary......................................68 Chapter 4 Wide Input Locking Range ILFDs..............69 4.1 Introduction of ILFDs........................70 4.2 Ring-type ILFD...............................72 4.2.1 Principles and Circuit Architecture..........72 4.2.2 Design Considerations........................76 4.3 Conventional Direct ILFDs....................77 4.3.1 D2 ILFD......................................77 4.3.2 D4 ILFD......................................81 4.4 Concepts of a Drain-pumped Mixer.............83 4.4.1 Passive Drain-pumped Mixer...................83 4.4.2 Active Drain-pumped Mixer....................85 4.5 Principles of the Proposed ILFDs.............86 4.5.1 V-band D2 ILFD...............................86 4.5.2 W-band D4 ILFD...............................91 4.6 Design Considerations of the Proposed ILFDs..95 4.6.1 V-band D2 ILFD...............................95 4.6.2 W-band D4 ILFD..............................100 4.7 Experimental Results........................105 4.7.1 Ring-type D4 ILFD...........................105 4.7.2 V-band D2 ILFD..............................109 4.7.3 W-band D4 ILFD..............................115 4.8 Summary.....................................123 Chapter 5 Conclusion.................................125 Bibliography.........................................127 Publication List.....................................135 Journal Papers.....................................135 Conference Papers..................................135 | |
| dc.language.iso | en | |
| dc.subject | 寬頻率調整範圍 | zh_TW |
| dc.subject | 三推式 | zh_TW |
| dc.subject | 互補式金氧半導體 | zh_TW |
| dc.subject | 寬頻的輸入鎖定範圍 | zh_TW |
| dc.subject | 注入鎖定除頻器 | zh_TW |
| dc.subject | 毫米波 | zh_TW |
| dc.subject | 多推式 | zh_TW |
| dc.subject | 壓控振盪器 | zh_TW |
| dc.subject | 鎖相迴路 | zh_TW |
| dc.subject | injection-locked frequency divider (ILFD) | en |
| dc.subject | wide tuning range | en |
| dc.subject | wide input locking range | en |
| dc.subject | voltage-controlled oscillator (VCO) | en |
| dc.subject | triple-push | en |
| dc.subject | phase-locked loop (PLL) | en |
| dc.subject | CMOS | en |
| dc.subject | millimeter-wave (MMW) | en |
| dc.subject | multi-push | en |
| dc.title | 應用於超寬頻鎖相迴路之毫米波關鍵零組件 | zh_TW |
| dc.title | MMW Key Components for an Ultra-Wideband Phase-Locked Loop | en |
| dc.type | Thesis | |
| dc.date.schoolyear | 97-2 | |
| dc.description.degree | 博士 | |
| dc.contributor.oralexamcommittee | 陳巍仁,張鴻埜,瞿大雄,呂良鴻,林坤佑 | |
| dc.subject.keyword | 互補式金氧半導體,注入鎖定除頻器,毫米波,多推式,鎖相迴路,三推式,壓控振盪器,寬頻的輸入鎖定範圍,寬頻率調整範圍, | zh_TW |
| dc.subject.keyword | CMOS,injection-locked frequency divider (ILFD),millimeter-wave (MMW),multi-push,phase-locked loop (PLL),triple-push,voltage-controlled oscillator (VCO),wide input locking range,wide tuning range, | en |
| dc.relation.page | 136 | |
| dc.rights.note | 有償授權 | |
| dc.date.accepted | 2009-08-18 | |
| dc.contributor.author-college | 電機資訊學院 | zh_TW |
| dc.contributor.author-dept | 電子工程學研究所 | zh_TW |
| 顯示於系所單位： | 電子工程學研究所 | |
文件中的檔案：
| 檔案 | 大小 | 格式 | |
|---|---|---|---|
| ntu-98-1.pdf 未授權公開取用 | 5.82 MB | Adobe PDF |
系統中的文件，除了特別指名其著作權條款之外，均受到著作權保護，並且保留所有的權利。