請用此 Handle URI 來引用此文件:
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/40620
完整後設資料紀錄
DC 欄位 | 值 | 語言 |
---|---|---|
dc.contributor.advisor | 吳宗霖 | |
dc.contributor.author | Shao-You Tang | en |
dc.contributor.author | 唐紹祐 | zh_TW |
dc.date.accessioned | 2021-06-14T16:53:33Z | - |
dc.date.available | 2012-08-22 | |
dc.date.copyright | 2011-08-22 | |
dc.date.issued | 2011 | |
dc.date.submitted | 2011-08-12 | |
dc.identifier.citation | [1] P. Bai, “Advancing Moore’s Law: Challenges and Opportunities,” IEEE 8th International Conference on ASICON, pp. 7-8, Oct. 2009.
[2] A. Chris, “Fifty Years of Moore’s Law,” IEEE Trans. Semiconductor Manufacturing, vol. 24, no. 2, pp. 202, May 2011. [3] D. A. Grier, “The Innovation Curve,” Computer, vol. 39, no. 2, Feb. 2006. [4] K. J. Kuhn, “Moore's Law past 32nm: Future Challenges in Device Scaling,” International Workshop on Computational Electronics, May 2009. [5] The International Technology Roadmap for Semiconductors (ITRS). (http://www.itrs.net/) [6] S. Borkar, “Design challenges of technology scaling,” Micro, IEEE, vol. 19, no. 4, pp. 23-29, Jul.-Aug. 1999. [7] S. Iyer, “The Promise and Implementation of three Dimensional Integration,” International Symposium in VLSI Technology, Systems, and Applications, pp. 118, Apr. 2009. [8] M. Motoyoshi, “Through-Silicon Via (TSV),” IEEE Proceedings, vol. 97, no. 1, pp. 43-48, Jan. 2009 [9] M. Swaminathan, and A. Ege Engin, Power Integrity Modeling and Design for Semiconductors and Systems, Prentice Hall, 2007. [10] L. John, Reliability of RoHS-Compliant 2D & 3D IC Interconnects, McGraw-Hill, 2010. [11] D. Choudhury, “3D Integration Technologies for Emerging Microsystems,” IEEE MTT-S International Microwave Symposium Digest, pp. 1-4, May 2010. [12] S-U Lee, and D.K. Schroder, “3D IC Architecture for high Density Memories,” IEEE International Memory Workshop, pp. 1-6, May. 2010. [13] M. Rimskog, and T. Bauer, “High Density Through Silicon Via (TSV),” Symposium on Design, Test, Integration and Packaging of MEMS/MOEMS, pp. 105-108, Apr. 2008. [14] M. Motoyoshi, “Through-Silicon Via (TSV),”IEEE Proceedings, vol. 97, no. 1, pp. 43-48, Jan. 2009. [15] W. R. Davis, J. Wilson, S. Mick, J. Xu, H. Hua, C. Mineo, A. M. Sule, M. Steer, and P.D. Franzon, “Demystifying 3D ICs: The Pros and Cons of Going Vertical,” IEEE Design & Test of Computers, vol. 22, no. 6, pp. 498-510, Nov.-Dec. 2005. [16] R. Canegallo, L. Ciccarelli, F. Natali, A. Fazzi, R. Guerrieri, and P. Dolandi, “3D Contactless Communication for IC design,” IEEE International Conference on Integrated Circuit Design and Technology and Tutorial, pp. 241-244, Jun. 2008. [17] H. S. Wee, Y. S. Wook, Z. Qiaoer, K. Pasad, V. Kripesh, and J.H. Lau, “High RF Performance TSV Silicon Carrier for High Frequency Application,” Electronic Components and Technology Conference, pp. 1946-1952, May 2008. [18] S. W. R. Lee, R. Hon, S. X. D. Zhang, and C. K. Wong, “3D Stacked Flip Chip Packaging with Through Silicon Vias and Copper Plating or Conductive Adhesive Filling,” Electronic Components and Technology Conference, pp. 795-801, May-Jun. 2005. [19] V.S. Rao, S. W. Ho, L. Vincent, H. Y. Li, E. Liao, R. Nagarajan, T. C. Chai, X. Zhang, and P. Damaruganath, “TSV Interposer Fabrication for 3D IC Packaging,” Electronics Packaging Technology Conference, pp. 431-437, Dec. 2009. [20] S. V. D. Berghe, F. Olyslager, D. de Zutter, J. de Moerloose, and W. Temmerman, “Study of the Ground Bounce Caused by Power Plane Resonances,” IEEE Trans. Electromagnetic Compatibility, vol. 40, no. 42, pp. 111-119, May 1998. [21] Y. L. Low, L. W. Schaper, and S. S. Ang, “Modeling and Experimental Verification of the Interconnected Mesh Power System (IMPS) MCM Topology,” IEEE Trans. Components, Packaging, and Manufacturing Technology, Part B: Advanced Packaging, vol. 20, no. 1, pp. 42-49, Feb. 1997. [22] A. V. Mezhiba, and E. G. Friedman, “Impedance Characteristics of Power Distribution Grids in Nanoscale integrated Circuits,” IEEE Trans. Very Large Scale Integration (VLSI) Systems, vol. 12, no. 11, pp. 1148-1155, Nov. 2004. [23] T.H. Hubing, J.L. Drewniak, T.P. Van Doren, and D.M. Hockanson, “Power Bus Decoupling on Multilayer Printed Circuit Boards,” IEEE Trans. Electromag. Compat., vol. 37, no. 2, pp. 155-166, May 1995. [24] W. Cui, J. Fan, Y. Ren, H. Shi, J. L. Drewniak, and R. E. DuBroff, “DC Power-Bus Noise Isolation With Power-Plane Segmentation,” IEEE Trans. Electromag. Compat., vol. 45, no. 2, pp. 436-443, May 2003. [25] D. Sievenpiper, L. Zhang, R. F. J. Broas, N. G. Alexpolous, and E. Yablonovitch, “High-Impedance Electromagnetic Surfaces with a Forbidden Frequency Band,” IEEE Trans. Microwave Theory and Tech., vol. 47, no. 11, pp. 2059-2074, Nov. 1999. [26] T. Kamgaing, and O. M. Ramahi, “A Novel Power Plane With Integrated Simultaneous Switching Noise Mitigation Capability Using High Impedance Surface,” IEEE Microwave and Wireless Components Letters, vol. 13, no. 1, pp. 21-23, Jan. 2003. [27] S. D. Rogers, “Electromagnetic-Bandgap Layers for Broad-Band Suppression of TEM Modes in Power Planes,” IEEE Trans. Microwave Theory and Tech., vol. 53, no. 8, pp. 2495-2505, Aug. 2005. [28] R. Abhari, and G. V. Eleftheriades, “Metallo-Dielectric Electromagnetic Bandgap Structures for Suppression and Isolation of the Parallel-Plate Noise in High-Speed Circuits,” IEEE Trans. Microwave Theory and Tech., vol. 51, no. 6, pp. 1629-1639. Jun. 2003. [29] T.-L. Wu, Y-H. Lin, T.-K. Wang, C.-C. Wang, and S.-T. Chen, “Electromagnetic Bandgap Power/Ground Planes for Wideband Suppression of Ground Bounce Noise and Radiated Emission in High-Speed Circuits,” IEEE Trans. Microwave Theory and Tech., vol. 53, no.9, pp. 2935-2942, Sep. 2005. [30] T-K Wang, C-Y Hsieh, H-H Chuang, and T-L Wu, “Design and Modeling of a Stopband-Enhanced EBG Structure Using Ground Surface Perturbation Lattice for Power/Ground Noise Suppression,” IEEE Trans. Microwave Theory and Tech., vol. 57, no. 8, pp. 2047-2054, Aug. 2009. [31] M. Pozar, Microwave Engineering, 2nd ed, New York: Wiley, 1998. [32] L. Brioullin, Wave Propagation in Periodic Structure; Electric Filters and Crystal Lattices, New York: McGraw-Hill, 1946. [33] J. D. Joannopoulos, S. G. Johnson, J. N. Winn, and R. D. Meade, Photonic Crystals Molding the Flow of Light, 2nd ed., Princeton University Press, Princeton, N.J., 2008. [34] J. S. Pak, J. Kim, J. Cho, J. Lee, H. Lee, K. Park, and J. Kim, “On-Chip PDN Design Effects on 3D Stacked On-Chip PDN Impedance based on TSV Interconnection,” IEEE Electrical Design of Advanced Packaging & Systems Symposium (EDAPS), pp. 1-4, Dec. 2010. [35] J. S. Pak, J. Kim, J. Cho, K. Kim, T. Song, S. Ahn, J. Lee, H. Lee, K. Park, and J. Kim, “PDN Impedance Modeling and Analysis of 3D TSV IC by Using Proposed PG TSV Array Model Based on Separated PG TSV and Chip-PDN Models,” IEEE Trans. Components, Packaging and Manufacturing Technology, vol. 1, no. 2, pp. 208-219, Feb. 2011. [36] A. Shayan, X. Hu, H. Peng, M. Popovich, W. Zhang, C.-K. Cheng, C.-E. Lew, and X. Chen, “3D Power Distribution Network Co-design for Nanoscale Stacked Silicon ICs,” IEEE Electrical Performance of Electronic Packaging (EPEP), pp. 11-14, Oct. 2008. [37] D. M. Jang, C. Ryu, K. Y. Lee, B. H. Cho, J. Kim, T. S. Oh, W. J. Lee, and J. Yu, “Development and Evaluation of 3-D Sip with Vertically Interconnected Through Silicon Vias (TSV),” Electronic Components and Technology Conference, pp. 847-852, May 2007. [38] C. Ryu, J. Lee, H. Lee, K. Lee, T. Oh, and J. Kim, “High Frequency Electrical Model of Through Wafer Via for 3-D Stacked Chip Packaging,” Electronics Systemintegration Technology Conference, vol. 1, pp. 215-220, Sep. 2006. [39] J. Kim, E. Song, J. Cho, J. S. Pak, J. Lee, H. Lee, K. Park, and J. Kim, “Through Silicon Via (TSV) Equalizer,” IEEE Conference on Electrical Performance of Electronic Packaging and Systems, pp. 13-16, Oct. 2009. [40] J. S. Pak, J. Cho, J. Kim, J. Lee, H. Lee, K. Park, and J. Kim, “TSV Mutual Inductance Effect on Impedance of 3D Stacked On-Chip PDN with Multi-TSV Connections,” IEEE CPMT Symposium Japan, pp. 1-4, Aug. 2010. [41] J. Kim, J. S. Pak, J. Cho, E. Song, J. Cho, H. Kim, T. Song, J. Lee, H. Lee, K. Park, S. Yang, M.-S. Suh, K.-Y. Byun, and J. Kim, “High-Frequency Scalable Electrical Model and Analysis of a Through Silicon Via (TSV),” IEEE Trans. Components, Packaging and Manufacturing Technology, vol. 1, no. 2, pp. 181-195, Feb. 2011. [42] J. S. Pak, J. Cho, J. Kim, J. Lee, H. Lee, K. Park, and J. Kim, “Slow Wave and Dielectric Quasi-TEM Modes of Metal-Insulator-Semiconductor (MIS) Structure Through Silicon Via (TSV) in Signal Propagation and Power Delivery in 3D Chip Package,” Electronic Components and technology Conference, pp. 667-672, Jun. 2010. [43] K. J. Han, M. Swaminathan, and T. Bandyopadhyay, “Electromagnetic Modeling of Through-Silicon Via (TSV) Interconnections Using Cylindrical Modal Basis Functions,” IEEE Trans. Advanced Packaging, vol. 33, no. 4, pp. 804-817, Nov. 2010. [44] P. Singh, R. Sankar, X. Hu, W. Xie, A. Sarkar, and T. Thomas, “Power Delivery network Design and Optimization for 3D Stacked Die Designs,” IEEE 3D Systems Integration Conference, pp. 1-6, Nov. 2010. [45] K. Takemura, K. Kikuchi, C. Ueda, K. Baba, M. Aoyagi, K. Otsuka, “SrTiO3 Thin Film Decoupling Capacitors on Si Interposers for 3D System Integration,” IEEE International Conference on 3D System Integration, pp. 1-5, Sep. 2009. [46] Z. Xu, A. Beece, D. Zhang, Q. Chen, K. Rose, and J.-Q. Lu, “Characterization and Modeling of Solder Balls and Through-Strata-Vias (TSVs) in 3D Architecture,” IEEE Conference on Electrical Performance of Electronic Packaging and Systems (EPEPS), pp. 37-40, Oct. 2010. [47] W. H. Lee, S. Pant, D. Blaauw, “Analysis and Reduction of On-Chip Inductance Effects in Power Supply Grids,” International Symposium on Quality Electronic Design, pp. 131-136, 2004. [48] D. K. Cheng, Field and Wave Electromagnetics, 2nd ed. Addison Wesley, 1989. [49] H. Hasegawa, M. Furukawa, and H. Yanai, “ Slow Wave Propagation Along a Microstrip Line on Si-SiO2 Systems,” IEEE Proceedings, vol. 59, no. 2, pp. 297-299, Feb. 1971. [50] H. Hasegawa, M. Furukawa, and H. Yanai, “Properties of Microstrip Line on Si-SiO2 System,” IEEE Trans. Microwave Theory and Tech., vol. 19, no.11, pp. 869-881, Nov. 1971. [51] S. H. Hall, and H. L. Heck, Advanced Signal Integrity for High-Speed Digital Designs, John Wiley & Sons, 2009. [52] C. R. Paul, Analysis of Multiconductor Transmission Lines, 2nd ed, John Wiley & Sons, 2008. [53] M.-S. Zhang, Y.-S. Li, C. Jia, and L.-P. Li, “Simultaneous Switching Noise Suppression in Printed Circuit Boards Using a Compact 3-D Cascaded Electromagnetic-Bandgap Structure,” IEEE Trans. Microwave Theory and Tech., vol. 55, no. 10, pp. 2200-2207, Oct. 2007. | |
dc.identifier.uri | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/40620 | - |
dc.description.abstract | 近年來隨著積體電路的快速發展,在高速電路系統中高密度的晶片封裝技術正面臨巨大的挑戰,而三維積體電路中的直通矽晶穿孔技術是被視為能夠有效解決電路路徑過長、高損耗、高密度等問題的連接垂直堆疊晶片的新科技。這篇論文的核心即為直通矽晶穿孔的相關基本特性分析與其應用。
直通矽晶穿孔結構最大的特色是金屬外圍的絕緣層。該絕緣層在電性上的特性與同軸傳輸線等效電路中的電容特性極為類似,因此在分析直通矽晶穿孔時可以將同軸傳輸線的電容的特性套用在電路模型當中。直通矽晶穿孔外圍的絕緣層所產生的影響相當廣泛,如在低頻率時的低損耗特性、慢波模態現象、特徵阻抗與電場的分布等等皆是由絕緣層電容所造成的。在實際的電路中,直通矽晶穿孔的數目通常多達上千個,因此在這篇論文中除了直通矽晶穿孔的基本特性之外,也會針對眾多直通矽晶穿孔的系統,利用多導體傳輸線的等效電路模型建構出能用來表示由多個直通矽晶穿孔系統的等效電路模型。 在印刷電路板中,電磁能隙結構已經被證實可以有效降低同步切換雜訊。電磁能隙的結構除了可以應用在印刷電路板中,也可以將相同的概念設計在晶片內部的電源網格中來實現降低晶片內部雜訊的功效,因此本論文會提供如何在晶片中設計電磁能隙結構的創新想法來達到抑制雜訊的效果。 | zh_TW |
dc.description.abstract | With the fast development of the integrated circuit, the techniques for packaging high-density chips in advanced high-speed system have hit the wall recently. Therefore, how to keep conforming to the Moore’s Law in 2D packaging is becoming more and more critical, and that’s why the technique involving 3D technology emerges. Among all of the possible solutions for 3D IC, through silicon via (TSV) is the most promising one in the future because it can effectively solve the issues like long interconnection path, high power consumption, and high I/O pin density. It is the basic electrical properties and application of TSV that constitute this thesis.
The most significant feature of TSV is the layer of dielectric surrounding the inner conductor of TSV. This dielectric layer can be characterized with the capacitance of coaxial transmission lines, which has considerable impacts like the low-loss behavior at low frequencies, slow-wave mode, characteristic impedance, and the electric field distribution. In addition to the fundamental characteristics of TSV, the equivalent circuit model of a system containing multiple TSVs will also be investigated. In printed circuit boards (PCB), the electromagnetic bandgap (EBG) structure has been proved to be an effective solution of suppressing the simultaneous switching noise (SSN). Besides the application to PCB, EBG structure can also be implemented inside the power/ground grid within chips to isolate noise. The innovative concepts of designing the EBG structure in chips will be presented in this thesis. | en |
dc.description.provenance | Made available in DSpace on 2021-06-14T16:53:33Z (GMT). No. of bitstreams: 1 ntu-100-R98942004-1.pdf: 5720133 bytes, checksum: 1b60b453f3bd5f5326e2ba4afdbc6977 (MD5) Previous issue date: 2011 | en |
dc.description.tableofcontents | 中文摘要 I
Abstract II Table of Contents IV List of Figures VI Acronyms XI Chapter 1 Introduction for 3D IC 1 1.1 Research Motivations – Moore’s Law 1 1.2 The Urgent Requirement for 3D IC Integration 3 1.2.1 Wire Bond 4 1.2.2 Microbump 5 1.2.3 Contactless Communication 6 1.3 Through Silicon Via (TSV) 8 1.3.1 Introduction of TSV 8 1.3.2 Fabrication Process of TSV Filling 10 1.3.3 Interposers for Integration 10 1.4 Thesis Outline 15 Chapter 2 Power Integrity Issues for 3D IC 16 2.1 Power Distribution Network (PDN) 16 2.1.1 Power Distribution Network in Package 16 2.1.2 Planes in Power Distribution Network 17 2.1.3 On-chip Power Distribution Network 18 2.2 Simultaneous Switching Noise (SSN) 20 2.2.1 The formation of SSN 20 2.2.2 Decoupling Capacitor 21 2.2.3 Power Plane Segmentation 23 2.2.4 Electromagnetic Bandgap Structure (EBG) 24 2.3 3D IC PDN Issues 36 2.3.1 Modeling for P/G Grid and TSV 36 2.3.2 PI Solution in Chip 39 2.4 Summary 41 Chapter 3 Through Silicon Via (TSV) 43 3.1 The Bright Future of TSV 43 3.2 Analysis on Electrical Properties of Two-TSV System 44 3.2.1 Construction of Two-TSV System Equivalent Circuit Model 44 3.2.2 Slow-Wave Mode and Quasi-TEM Mode for TSV 55 3.2.3 Characteristic Impedance of TSV 66 3.2.4 Time-Domain Analysis of TSV 68 3.3 Analysis on Electrical Properties of Multi-TSV System 72 3.3.1 Establishment of Multi-conductor Transmission Lines Model 72 3.3.2 Simulated Results and Crosstalk for TSV 82 3.4 Conclusions 86 Chapter 4 An Application of EBG Structure to 3D IC for Noise Suppression 87 4.1 Proposed Concepts 87 4.2 Simulated Results 91 4.3 Summary 96 Chapter 5 Conclusions 97 Reference 99 | |
dc.language.iso | en | |
dc.title | 三維積體電路中直通矽晶穿孔的特性分析與電源完整性的應用 | zh_TW |
dc.title | The Analysis of Through Silicon Via (TSV) in 3D IC and Application on Power Integrity Design | en |
dc.type | Thesis | |
dc.date.schoolyear | 99-2 | |
dc.description.degree | 碩士 | |
dc.contributor.oralexamcommittee | 吳瑞北,黃立廷,駱韋仲,邱奕鵬,盧信嘉 | |
dc.subject.keyword | 三維積體電路,直通矽晶穿孔,電源完整性, | zh_TW |
dc.subject.keyword | 3D IC,Through Silicon Via,TSV,Power Integrity, | en |
dc.relation.page | 107 | |
dc.rights.note | 有償授權 | |
dc.date.accepted | 2011-08-12 | |
dc.contributor.author-college | 電機資訊學院 | zh_TW |
dc.contributor.author-dept | 電信工程學研究所 | zh_TW |
顯示於系所單位: | 電信工程學研究所 |
文件中的檔案:
檔案 | 大小 | 格式 | |
---|---|---|---|
ntu-100-1.pdf 目前未授權公開取用 | 5.59 MB | Adobe PDF |
系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。