請用此 Handle URI 來引用此文件:
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/38347
標題: | 5-bit 10Gb/s 追蹤與保持電路的設計與實作 The Design and Implementation of 5-bit 10Gb/s Track-and-Hold Circuit |
作者: | Chia-Liang Lin 林家良 |
指導教授: | 劉深淵 |
關鍵字: | Analog-to-digital conversion,track-and-hold amplifier,compensation, 類比數位轉換器,追蹤保持放大器,補償, |
出版年 : | 2005 |
學位: | 碩士 |
摘要: | 在深次微米的互補式金氧半導體電路中,在類比數位轉換器的實現上,高速的追蹤保持電路是一個基本且不可或缺的元件,追蹤保持電路的架構可分為兩大類,一是閉迴路的架構,另一類則是開迴路的架構。閉迴路架構的追蹤保持電路擁有高解析度的特性,但是,其取樣速度卻無法達到太快,開迴路架構的追蹤保持電路則是相反,擁有較高速的取樣速度,但卻無法擁有較高的解析度。這兩種電路在目前只能視用途目的而使用不同的架構,並無法有同時擁有兩者兼顧的優點。
在此論文研究當中,一個五位元每秒一百億次的追蹤保持電路在0.18微米互補式金氧半導體製程已經被設計出來。我們提出了一種以開迴路架構為原則的電路,利用電晶體高頻特性,將因為高頻效應所導致的非線性現象降低,加以提升在高速操作下的解析度。 In CMOS circuits, a high-speed track-and-hold circuit is a fundamental and indispensable component in an A/D converter. The track-and-hold amplifier can be classified as the open-loop and the closed-loop architectures. The closed-loop architecture has the characteristic of higher resolution and lower speed. On the contrary, the open-loop architecture has the characteristic of lower resolution and higher speed. Consequently, different kinds of track-and-hold circuits will be needed based on the purpose of the applications. Now no architecture can have both the advantages at the same time. In this thesis, a 5-bit 10Gb/s track-and-hold circuit has been designed and implemented in a standard 0.18-um CMOS process. It utilizes the high frequency characteristic of MOS transistors to reduce the nonlinearity due to the effect of high-frequency and raise the resolution under high-frequency operation. |
URI: | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/38347 |
全文授權: | 有償授權 |
顯示於系所單位: | 電子工程學研究所 |
文件中的檔案:
檔案 | 大小 | 格式 | |
---|---|---|---|
ntu-94-1.pdf 目前未授權公開取用 | 1.75 MB | Adobe PDF |
系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。