請用此 Handle URI 來引用此文件:
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/38347
完整後設資料紀錄
DC 欄位 | 值 | 語言 |
---|---|---|
dc.contributor.advisor | 劉深淵 | |
dc.contributor.author | Chia-Liang Lin | en |
dc.contributor.author | 林家良 | zh_TW |
dc.date.accessioned | 2021-06-13T16:31:02Z | - |
dc.date.available | 2007-07-14 | |
dc.date.copyright | 2005-07-14 | |
dc.date.issued | 2005 | |
dc.date.submitted | 2005-07-12 | |
dc.identifier.citation | [1] B. Razavi, “Design of Analog CMOS Integrated Circuits,” McGraw Hill, 2001.
[2] R. L. Geiger, P. E. Allen, and N. R. Strader, “VLSI design techniques for analog and digital circuits,” McGraw-Hill, 1990. [3] P. E. Allen, and D. R. Holberg, “CMOS Analog Circuit Design,” Oxford University Press, 2002. [4] N. Tchamov, M. Velichkov, A. Keranen, and V. Stoyanov, “Differentially pre-compensated GHz-range low-voltage track-and-hold,” Electronics Letters, vol. 39, pp.180, 23rd January 2003. [5] B. Razavi, “Principles of Data Conversion system Design,” IEEE PRESS, 1995. [6] A. Moscovici, “High Speed A/D Converters,” Kluwer Ccademic Publishers, 2001. [7] Mikko Waltari, and K. A. I. Halonen, “Circuit Techniques for Low-voltage and High-speed A/D Converters,” Kluwer Ccademic Publishers, 2002. [8] J. C. Jensen, and L. E. Larson, “A Broadband 10-GHz Track-and-Hold in Si/SiGe HBT Technology,” IEEE Journal of Solid-State Circuits, Vol.36, No.3, pp. 325-330, March 2001. [9] A. N. Karanicolas, “A 2.7V 300MS/s Track-and-Hold Amplifier,” IEEE Journal of Solid-State Circuits, Vol.32, No.12, pp. 1961-1967, December 1997. [10] A. Boni, A. Pierazzi, and C. Morandi, “A 10-b 185-MS/s Track-and-Hold in 0.35-um CMOS,” IEEE Journal of Solid-State Circuits, Vol.36, No.2, pp. 195-203, February 2001. [11] T. Sato, S. Takagi, N. Fujii, Y. Hashimoto, K. Skata, and H. Okada, “4-Gb/s track and hold circuit using parasitic capacitance canceller,” ESSCIRC 2004, pp. 347-350, September. 2004. [12] T. Baumheinrich, B. Pregardier, and U. Langmann, “A 1-GSample/s 10-b full Nyquist silicon bipolar Track&Hold IC,” IEEE Journal of Solid-State Circuits, Vol.32, No.12, pp. 1951-1960, December 1997. [13] P. Vorenkamp, and J. P. M. Verdaasdonk, “Fully bipolar, 120-Msample/s 10-b track-and-hold circuit,” IEEE Journal of Solid-State Circuits, Vol.27, No.7, pp. 988-992, July 1992. [14] M. Waltari and K. Halonen, “Bootstrapped switch without bulk effect in standard CMOS technology,” Electronics Letters, Vol. 38, pp. 555-557, June 2002. [15] J. C. Jensen, and L. E. Larson, “An 8bit 3GHz Si/SiGe HBT sample-and-hold,” IEEE CICC 2004, pp.655-658, Oct. 2004. [16] D. Jakonis, and C. Svensson, “A 1 GHz linearized CMOS track-and-hold circuit,” IEEE ISCAS 2002, vol.5, pp. 577-580, May 2002. [17] M. J. Hoskins, and D. R. Williams, “High-speed SiGe HBT track-and-hold,” IEEE IMTC 2003, Vol.2, pp.1448-1453, May 2003 [18] L. Y. Nathawad, R. Urata, B. A. Wooley, and D. A. B. Miller, “A 40-GHz-bandwidth, 4-bit, time-interleaved A/D converter using photoconductive sampling,” IEEE Journal of Solid-State Circuits, Vol.38, No.12, pp. 2021-2030, December 2003. [19] X.Jiang, Z. Wang, and M. F. Chang, “A 2GS/s 6b ADC in 0.18um CMOS,” ISSCC 2003, pp. 322-323, February 2003. [20] J. Lee, A. Leven, J. S, Weiner, Y. Baeyens, Y. Yang, W. J. Sung, J. Frackoviak, R. F. Kopf, and Y. K. Chen “A 6-b 12-GSamples/s Track-and-Hold Amplifier in InP DHBT Technology,” IEEE Journal of Solid-State Circuits, Vol.38, No.9, pp. 1533-1538, September 2003. | |
dc.identifier.uri | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/38347 | - |
dc.description.abstract | 在深次微米的互補式金氧半導體電路中,在類比數位轉換器的實現上,高速的追蹤保持電路是一個基本且不可或缺的元件,追蹤保持電路的架構可分為兩大類,一是閉迴路的架構,另一類則是開迴路的架構。閉迴路架構的追蹤保持電路擁有高解析度的特性,但是,其取樣速度卻無法達到太快,開迴路架構的追蹤保持電路則是相反,擁有較高速的取樣速度,但卻無法擁有較高的解析度。這兩種電路在目前只能視用途目的而使用不同的架構,並無法有同時擁有兩者兼顧的優點。
在此論文研究當中,一個五位元每秒一百億次的追蹤保持電路在0.18微米互補式金氧半導體製程已經被設計出來。我們提出了一種以開迴路架構為原則的電路,利用電晶體高頻特性,將因為高頻效應所導致的非線性現象降低,加以提升在高速操作下的解析度。 | zh_TW |
dc.description.abstract | In CMOS circuits, a high-speed track-and-hold circuit is a fundamental and indispensable component in an A/D converter. The track-and-hold amplifier can be classified as the open-loop and the closed-loop architectures. The closed-loop architecture has the characteristic of higher resolution and lower speed. On the contrary, the open-loop architecture has the characteristic of lower resolution and higher speed. Consequently, different kinds of track-and-hold circuits will be needed based on the purpose of the applications. Now no architecture can have both the advantages at the same time.
In this thesis, a 5-bit 10Gb/s track-and-hold circuit has been designed and implemented in a standard 0.18-um CMOS process. It utilizes the high frequency characteristic of MOS transistors to reduce the nonlinearity due to the effect of high-frequency and raise the resolution under high-frequency operation. | en |
dc.description.provenance | Made available in DSpace on 2021-06-13T16:31:02Z (GMT). No. of bitstreams: 1 ntu-94-R92943103-1.pdf: 1787107 bytes, checksum: fa40cf0fb283d1a18c42f877cb54552e (MD5) Previous issue date: 2005 | en |
dc.description.tableofcontents | 1 Introduction 1
1.1 Background………………………………………………………… 1 1.2 Motivation………...……………………………………………….. 3 1.3 Thesis Organization………………………………………………... 3 2 Fundamentals of Track-and-Hold Circuit 5 2.1 THA Performance Metrics………………………………………… 5 2.1.1 Total Harmonic Distortion (THD)………………………… 5 2.1.2 Signal to Noise Ratio……………………………………… 6 2.1.3 Signal to Noise Distortion Ratio………………………....... 8 2.1.4 Resolution…………………………………………………. 9 2.2 The Concept of Track-ad-Hold Circuits…………………………… 9 2.2.1 MOS switches……………………………………………... 9 2.2.2 Charge injection…………………………………………… 11 2.2.3 Clock Feedthrough………………………………………… 13 2.3 THA architecture.………………………………………………….. 14 2.3.1 Complementary Switch…………………………………… 14 2.3.2 Bootstrapped Switch………………………………………. 16 2.4 Application in the pipelined ADC…………………………………. 18 2.5 Application in the pipelined ADC…………………………….…… 20 3 A 5-bit 10-Gb/s Track-and-Hold Circuit 23 3.1 Motivation…………………………………..……………...……… 23 3.2 Architecture…………………...……………………………………. 24 3.3 Circuit Design…………………………………………………...…. 26 3.3.1 THA………………………………………………………... 26 3.3.2 PMOS Source Follower……………………………………. 33 3.3.3 Adder……………………………………………………….. 34 3.3.4 Output buffer……………………………………………….. 36 3.4 Simulation Results…………………………...…………………….. 36 3.5 Measurement…………………………..…………………………… 39 3.5.1 Transient Response………………………………………… 39 3.5.2 FFT measurement result 41 3.5.3 Beat frequency test measurement result 45 4 Conclusion 49 4.1 Conclusion…………………..………………………………...…… 49 Bibliography 51 | |
dc.language.iso | en | |
dc.title | 5-bit 10Gb/s 追蹤與保持電路的設計與實作 | zh_TW |
dc.title | The Design and Implementation of 5-bit 10Gb/s Track-and-Hold Circuit | en |
dc.type | Thesis | |
dc.date.schoolyear | 93-2 | |
dc.description.degree | 碩士 | |
dc.contributor.oralexamcommittee | 吳介琮,汪重光,李泰成,陳巍仁 | |
dc.subject.keyword | Analog-to-digital conversion,track-and-hold amplifier,compensation, | zh_TW |
dc.subject.keyword | 類比數位轉換器,追蹤保持放大器,補償, | en |
dc.relation.page | 52 | |
dc.rights.note | 有償授權 | |
dc.date.accepted | 2005-07-12 | |
dc.contributor.author-college | 電機資訊學院 | zh_TW |
dc.contributor.author-dept | 電子工程學研究所 | zh_TW |
顯示於系所單位: | 電子工程學研究所 |
文件中的檔案:
檔案 | 大小 | 格式 | |
---|---|---|---|
ntu-94-1.pdf 目前未授權公開取用 | 1.75 MB | Adobe PDF |
系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。