請用此 Handle URI 來引用此文件:
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/27771
標題: | 24 秭赫互補式金氧半低雜訊放大器、壓控振盪器及開關之研製 Design of CMOS Low-Noise Amplifier, Voltage-Controlled Oscillator, and Switch at 24 GHz |
作者: | Ping-Yuan Deng 鄧平援 |
指導教授: | 江簡富(Jean-Fu Kiang) |
關鍵字: | 低雜訊放大器,壓控振盪器,開關, Low-Noise Amplifier,Voltage-Controlled Oscillator,Switch, |
出版年 : | 2007 |
學位: | 碩士 |
摘要: | 在本篇論文中,我們利用標準TSMC 0.18 μm CMOS製程設計24 GHz的低雜訊放大器(LNA)、壓控振盪器(VCO)以及單刀單擲(SPST)切換開關。
在LNA的設計方法中,我們透過使用較小的電晶體尺寸與偏壓電流來得到最佳雜訊的輸入電阻(Ropt)及Zin* = Zopt ,並使其接近50歐姆。當操作頻率為24 GHz時,這個LNA晶片可以達到峰值增益13.5 dB與雜訊指數4.7dB,供應電源及偏壓電流分別是1 V與8.3 mA,輸入及輸出的返回損失均可達10 dB以上,輸入功率1 dB壓縮點 為-7 dBm,晶片面積為0.64 mm × 0.48 mm。 在VCO的設計中,我們透過變壓器回授來增強振盪振幅並降低相位雜訊;透過變壓器可不需要額外的跨壓,因此可降低消耗功率。這個VCO晶片的相位雜訊在頻率偏移1 MHz時,可達到-104.38 dBc/Hz,並透過NMOS變容器調整輸出振盪頻率達400 MHz。在供應電源為1 V下所消耗的功率為6 mW,晶片面積為0.52 mm × 0.34 mm。 在SPST切換開關的設計中,我們透過LC共振器電路來降低開關打開時的介入損失以及提高開關關閉時的隔離度。在操作頻率為24 GHz時,這個開關的介入損失與隔離度分別為0.7 dB與25 dB,輸入功率1 dB壓縮點為16 dBm,有效使用的晶片面積僅0.17 mm × 0.23 mm。 In this thesis, a 24 GHz LNA, VCO, and SPST switch have been designed and fabricated in a standard TSMC 0.18 μm 1P6M CMOS technology. A design method of CMOS LNA is used to render the optimum source resistance (Ropt) close to 50 Ohm and Zin* = Zopt by using small devices and small bias currents. This LNA chip achieves a peak gain of 13.5 dB and a noise figure of 4.7 dB at 24 GHz. The supply voltage and supply current are 1 V and 8.3 mA, respectively. The input and output return loss are lower than −10 dB. The input referred 1-dB compression (P1dB) is −7 dBm. The chip size is 0.64 mm × 0.48 mm. The oscillation amplitude is enhanced by transformer-feedback to lower the phase noise. The supply voltage can be reduced since no extra voltage headroom is required by the transformer, thus the power consumption can be reduced. The VCO chip exhibits phase noise of −104.38 dBc/Hz at 1 MHz offset and an output tuning range of 400 MHz using NMOS varactor. The VCO consumes a dc power of 6 mW with a supply voltage of 1 V. The chip area is 0.52 mm × 0.34 mm. The on-resistance can be decreased by increasing the width of transistor, but capacitive coupling to the substrate will become significant. An LC resonant technique is proposed to decrease the insertion loss in the on-state and increase the isolation in the off-state. The switch achieves insertion loss and isolation of 0.7 dB and 25 dB, respectively. The input P1dB of the switch is 16 dBm. The effective chip size is only 0.17 mm × 0.23 mm. |
URI: | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/27771 |
全文授權: | 有償授權 |
顯示於系所單位: | 電信工程學研究所 |
文件中的檔案:
檔案 | 大小 | 格式 | |
---|---|---|---|
ntu-96-1.pdf 目前未授權公開取用 | 2.88 MB | Adobe PDF |
系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。