Please use this identifier to cite or link to this item:
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/26255
Title: | 全數位展頻時脈產生器 All-Digital Spread Spectrum Clock Generators |
Authors: | Sheng-You Lin 林聖祐 |
Advisor: | 劉深淵(Shen-Iuan Liu) |
Keyword: | 全數位,展頻時脈, All-digital,Spread spectrum clock generator, |
Publication Year : | 2009 |
Degree: | 碩士 |
Abstract: | In a PC system, the speed of the center process unit (CPU) improves continuously. If the I/O interface is not able to improve simultaneously, the performance of the PC system will be limited. Therefore, high-speed I/O interface are becoming popular. As operating in high data rate, the high-frequency clock causes electromagnetic interference (EMI) which may affect the wireless communication system. Therefore, reduction of unnecessary EMI is a very important issue. Serial AT Attachment (SATA) is one of the most promising technologies providing large bandwidth up to 3Gbps with possible extension to 6Gbps in the near future. In SATA, a spread-spectrum clocking (SSC) technique is specified to reduce the peak EMI emission by spreading the carrier frequency.
In this work, an all-digital spread spectrum clock is proposed for SATA application. The all-digital implemented circuits have the advantage of high portability, small area, high performance in the advanced process, and better integrity in digital system. In the first chip work, a mixed-signal phase/frequency detector is proposed to degrade the quantization noise. The time amplifier is implemented with the phase decision circuit to eliminate the deadzone. The digital controlled oscillator (DCO) resolution enhancement circuit combined with delta-sigma modulator (DSM) is proposed to enhance the resolution of the DCO. With the resolution enhancement circuit, the operation frequency of the DSM is reduced to achieve the same performance. The experimental chip is fabricated in a 0.18um CMOS process. The R.M.S jitter of the output clock is 4ps at 1.5GHz. The achieved EMI reduction is 10.488 dB when SSC turned on. In the second chip work, a cyclic-Vernier time-to-digital converter (TDC) is proposed to achieve a high resolution TDC. Because of the cyclic structure, the dynamic range is wider and the consumed area is less. The loop filter and the DSM in the modulation controller in this work is one order higher than the first work to achieve better noise performance. The experimental chip is also designed for 1.5GHz SATA specification and is fabricated in a 0.18um CMOS process. |
URI: | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/26255 |
Fulltext Rights: | 未授權 |
Appears in Collections: | 電子工程學研究所 |
Files in This Item:
File | Size | Format | |
---|---|---|---|
ntu-98-1.pdf Restricted Access | 3.46 MB | Adobe PDF |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.