請用此 Handle URI 來引用此文件：
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/25356完整後設資料紀錄
| DC 欄位 | 值 | 語言 |
|---|---|---|
| dc.contributor.advisor | 李泰成 | |
| dc.contributor.author | Ding-Lan Shen | en |
| dc.contributor.author | 沈鼎嵐 | zh_TW |
| dc.date.accessioned | 2021-06-08T06:10:16Z | - |
| dc.date.copyright | 2007-07-16 | |
| dc.date.issued | 2007 | |
| dc.date.submitted | 2007-07-11 | |
| dc.identifier.citation | [1] A. Varzaghani and C.-K. K. Yang, “A 600MS/s, 5-bit pipelined analog-todigital converter for serial-link applications,” in Symposium on VLSI Circuits, Honolulu, Jun. 2004, pp. 276–279.
[2] M. Choi and A. A. Abidi, “A 6-bit 1.3-Gsample/s A/D converter in 0.35μm CMOS,” IEEE J. Solid-State Circuits, vol. 36, pp. 1847–1857, Dec. 2001. [3] X. Jiang and M.-C. Frank, “A 1-GHz signal bandwidth 6-bit CMOS ADC with power-efficient averaging,” IEEE J. Solid-State Circuits, vol. 40, pp. 532–535, Feb. 2005. [4] B.Murmann and B. E. Boser, “A 12-bit 75-MS/s pipelined ADC using openloop residue amplification,” IEEE J. Solid-State Circuits, vol. 38, pp. 2040–2050, Dec. 2003. [5] K. Poulton, R. Neff, A. Muto, W. Liu, A. Burstein, and M. Heshami, “4 GSample/s 8b ADC in 0.35μm CMOS,” in ISSCC Digest of Technical Papers, Feb. 2002, pp. 166–167. [6] K. Poulton, R. Neff, B. Setterberg, B. Wuppermann, T. Kopley, R. Jewett, J. Pernillo, C. Tan, and A. Montijo, “A 20 GS/s 8b ADC with 1MB memory in 0.18μm CMOS,” in ISSCC Digest of Technical Papers, Feb. 2003, pp. 318–496. [7] D. Draxelmayr, “A 6b 600MHz 10mW ADC array in digital 90nm CMOS,” in ISSCC Digest of Technical Papers, Feb. 2004, pp. 264–265. [8] K. Uyttenhove and M. S. J. Steyaert, “A 1.8-V 6-bit 1.3-GHz flash ADC in 0.25-μm CMOS,” IEEE J. Solid-State Circuits, vol. 38, pp. 1115–1122, Jul. 2003. [9] P. C. S. Scholtens and M. Vertregt, “A 6-b 1.6-Gsample/s flash ADC in 0.18-μm CMOS using averaging termination,” IEEE J. Solid-State Circuits, vol. 38, pp. 1599–1609, Dec. 2002. [10] K.-L. Lin, T. van den Boom, N. Stevanovic, J. Driesen, D. Hammerschmidt, and B. Hosticka, “A basic design guide for CMOS folding and interpolating A/D converters-overviewand case study,” in Proceedings of ICECS ’99, Sep. 1999, pp. 529–532. [11] A. Venes and R. van-de Plassche, “An 80-MHz, 80-mW, 8-b CMOS folding A/D converter with distributed track-and-hold preprocessing,” IEEE J. Solid-State Circuits, vol. 31, pp. 1846–1853, Dec. 1996. [12] M.-J. Choe, B.-S. Song, and K. Bacrania, “An 8-b 100-MSamples/s CMOS pipelined folding ADC,” IEEE J. Solid-State Circuits, vol. 36, pp. 184–194, Feb. 2001. [13] B.-S. Song, S.-H. Lee, and M. F. Tompsett, “A 10-b 15-MHz CMOS recycling two-step A/D converter,” IEEE J. Solid-State Circuits, vol. 25, pp. 1328–1338, Dec. 1990. [14] B. Razavi and B. A. Wooley, “A 12-b 5-MSamples/s two-step CMOS A/D converter,” IEEE J. Solid-State Circuits, vol. 27, pp. 1667–1678, Dec. 1992. [15] C. Conroy, D. Cline, and P. Gray, “An 8-b 85-MS/s parallel pipelined A/D converter in 1-μm CMOS,” IEEE J. Solid-State Circuits, vol. SC-28, pp. 447–454, Apr. 1993. [16] M. Gustavsson, J. J. Wikner, and N. N. Tan, CMOS Data Converters for Communications. Boston/Dordrecht/London: Kluwer Academic Publishers, 2000. [17] S. H. Lewis and P. R. Gray, “A pipelined 5-Msample/s 9-bit analog-to-digital converter,” IEEE J. Solid-State Circuits, vol. SC-22, pp. 954–961, Dec. 1987. [18] S. H. Lewis, H. S. Fetterman, J. George F. Gross, R. Ramachandran, and T. R. Viswanathan, “A 10-b 20-msample/s analog-to-digital converter,” IEEE J. Solid-State Circuits, vol. 27, pp. 351–358, Mar. 1992. [19] D. A. Johns and K.Martin, Analog Integrated Circuit Design. Wiley, 1997. [20] J. Goes, J. C. Vital, and J. E. Franca, “Systematic design for optimization of high-speed self-calibrated pipelined A/D converters,” IEEE J. Solid-State Circuits, vol. 45, pp. 1513–1526, Dec. 1998. [21] K. Nagaraj, H. S. Fetterman, J. Anidjar, S. H. Lewis, and R. G. Renninger, “A 250-mW, 8-b, 52-Msamples/s parallel-pipelined A/D converter with reduced number of amplifiers,” IEEE J. Solid-State Circuits, vol. 32, pp. 312–320, Mar. 1997. [22] B. Razavi, Design of Analog CMOS Integrated Circuits. McGRAW-HILL, 2001. [23] J. Kang, D. Yu, Y. Yang, and B. Kim, “Highly linear 0.18-μm CMOS power amplifier with deep n-well structure,” IEEE J. Solid-State Circuits, vol. 41, pp. 1073–1080, May 2006. [24] B. Ginetti, P. G. A. Jespers, and A. Vandemeulebroecke, “A CMOS 13-b cyclic RSD A/D converter,” IEEE J. Solid-State Circuits, vol. 27, pp. 957–965, Jul. 1992. [25] G. F. Franklin, J. D. Powell, and A. Emami-Naeini, Feedback Control of Dynamic Systems, 2nd ed. Addison-Wesley, 1991. [26] D. Fu, K. C. Dyer, S. H. Lewis, and P. J. Hurst, “A digital background calibration technique for time-interleaved analog-to-digital converters,” IEEE J. Solid-State Circuits, vol. 33, pp. 1904–1911, Dec. 1998. [27] K. C. Dyer, D. Fu, S. H. Lewis, and P. J. Hurst, “An analog background calibration technique for time-interleaved analog-to-digital converters,” IEEE J. Solid-State Circuits, vol. 33, pp. 1912–1919, Dec. 1998. [28] B. Xia, Valdes-Garcia, and E. Sanchez-Sinencio, “A 10-bit 44-MS/s 20-mW configurable time-interleaved pipelined ADC for a dual-mode 802.11b/bluetooth receiver,” IEEE J. Solid-State Circuits, vol. 41, pp. 530–539, Mar. 2006. [29] S. M. Jamal, D. Fu, M. P. Singh, P. J. Hurst, and S. H. Lewis, “Calibration of sample-time error in a two-channel time-interleaved analog-to-digital converter,” IEEE Trans. Circuits Syst. I, vol. 51, pp. 130–139, Jan. 2004. [30] A. Buchwald, Nyquist ADCs: From the Basics to Advanced Design Techniques. NCTU: MSR Consortium, 2006. [31] P. R. Gray, P. J. Hurst, S. H. Lewis, and R. G. Meyer, Analysis and Design of Analog Integrated Circuits, 4th ed. Wiley, 2001. [32] N. H. E. Weste and K. Eshraghian, Principle of CMOS VLSI Design, 2nd ed. Addison Wesley, 1993. [33] LM117/LM317A/LM317 3-Terminal Adjustable Regulator, National Semiconductor, 2005. [34] CA3140,CA3140A 4.5MHz, BiMOS Operational Amplifier with MOSFET Input/Bipolar Output, intersil, 2005. [35] J. Doernberg, H.-S. Lee, and D. A. Hodges, “Full-speed testing of A/D converters,” IEEE J. Solid-State Circuits, vol. SC-19, pp. 820–827, Dec. 1984. [36] G. Geelen, “A 6b 1.1GSample/s CMOS A/D converter,” in ISSCC Digest of Technical Papers, Feb. 2001, pp. 128–129. [37] C. Sandner, M. Clara, A. Santner, T. Hartig, and F. Kuttner, “A 6-bit 1.2-GS/s low-power flash-ADC in 0.13-μm digital CMOS,” IEEE J. Solid-State Circuits, vol. 40, pp. 1499–1505, Jul. 2005. [38] I. E. Opris, L. D. Lewicki, and B. C.Wong, “A single-ended 12-bit 20Msample/s self-calibrating pipeline A/D converter,” IEEE J. Solid-State Circuits, vol. 33, pp. 1898–1903, Dec. 1998. [39] H.-C. Liu, Z.-M. Lee, and J.-T. Wu, “A 15-b 40-MS/s CMOS pipelined analog-to-digital converter with digital background calibration,” IEEE J. Solid-State Circuits, vol. 40, pp. 1047–1056, May 2005. [40] J. McNeill, M. Coln, and B. Larivee, “Split ADC architecture for deterministic digital background calibration of a 16-bit 1-MS/s ADC,” IEEE J. Solid-State Circuits, vol. 40, pp. 2437–2445, Dec. 2005. [41] M. Daito, H. Matsui, M. Ueda, and K. Iizuka, “A 14-bit 20-MS/s pipelined adc with digital distortion calibration,” IEEE J. Solid-State Circuits, vol. 41, pp. 2417–2423, Nov. 2006. [42] A. N. Karanicolas, H.-S. Lee, and K. L. Bacrania, “A 15-b 1-msample/s digitally self-calibrated pipeline ADC,” IEEE J. Solid-State Circuits, vol. 28, pp. 1207–1215, Dec. 1993. [43] W. Bright, “8b 75MSample/s 70mW parallel pipelined ADC incororating double sampling,” in IEEE International Solid-State Circuits Conference, Feb. 1998, pp. 146–147. | |
| dc.identifier.uri | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/25356 | - |
| dc.description.abstract | 類比數位轉換器是連接真實世界與離散運算領域的關鍵元件。高速且低解析度的類比數位轉換器被廣泛地應用在高效能串列傳輸系統的前端部分。在本論文中提出以開迴路放大器取代管線式類比數位轉換器中的閉迴路放大器以突破管線式架構的速度限制。所設計的六位元800MS/s管線式類比數位轉換器其SNDR及SFDR的效能可分別達到33.7dB及47.5dB。在放大增益級採用電壓模式的開迴路放大器、使用全面增益控制電路、以及應用兩條路徑相互交錯的架構，使得所設計的管線式類比數位轉換器大幅地降低了在速度及功率上取捨的嚴苛要求。此管線式類比數位轉換器採用0.18微米CMOS製程製作，在電源電壓為1.8伏特的情況下所消耗的功率為105毫瓦，而電路所佔的有效面積僅為0.5平方毫米。最後應用所發展的具數位背景校正之線性近似技術以增進使用開迴路放大器建構的管線式類比數位轉換器之解析度。 | zh_TW |
| dc.description.abstract | Analog-to-Digital Converters (ADCs) are the key components which connect the real world with the discrete-computation fields. High-speed and low-resolution ADCs are wildly applied at the front end of high-performance serial-link systems. In this dissertation, replacing open-loop amplifiers with closed-loop amplifiers in the pipelined ADC are proposed to break through the speed limitation of pipelined architecture. The designed 6-b 800-MS/s pipelined A/D converter achieves SNDR and SFDR of 33.7dB and 47.5dB, respectively. Employing voltage-mode open-loop amplifiers in gain stages, global-gain control techniques, and two-bank-interleaved architecture, the proposed pipelined A/D converter relaxes stringent design trade-offs between speed and power. Fabricated in a 0.18-um CMOS technology, the ADC consumes 105mW from a 1.8-V power supply while the active area is only 0.5mm2. The linear approximation technique of the digital background calibration is proposed to enhance the resolution of the pipelined ADC with open-loop amplifiers in the end. | en |
| dc.description.provenance | Made available in DSpace on 2021-06-08T06:10:16Z (GMT). No. of bitstreams: 1 ntu-96-D91943010-1.pdf: 1815322 bytes, checksum: 17cb0ab05e11ad3de47ec268aa62c356 (MD5) Previous issue date: 2007 | en |
| dc.description.tableofcontents | 1 Introduction 1
1.1 Motivation . . . . . . . . . . . . . . . . . . . . 1 1.2 Organization . . . . . . . . . . . . . . . . . . . 4 2 Overview of High-Speed A/D Converter Architectures 5 2.1 Flash Architecture . . . . . . . . . . . . . . . . 5 2.2 Folding Architecture . . . . . . . . . . . . . . . 7 2.3 Two-Step Architecture . . . . . . . . . . . . . . 8 2.4 Pipelined Architecture . . . . . . . . . . . . . . 10 2.5 Interleaved Architecture . . . . . . . . . . . . . 12 2.6 Summary . . . . . . . . . . . . . . . . . . . . . 13 3 Fundamentals of a Pipelined A/D Converter 15 3.1 General Description . . . . . . . . . . . . . . . 15 3.2 Digital Error Correction . . . . . . . . . . . . . 17 3.2.1 Ideal Case of a Two-stage ADC Example . . . . . 17 3.2.2 Out of Range Circumstance . . . . . . . . . . . 18 3.2.3 Over Range Error Correction in Three States . . 20 3.2.4 Modified Error Correction in Two States . . . . 22 3.2.5 1.5-Bit Pipelined Stage . . . . . . . . . . . . 24 3.2.6 Offset Accommodation . . . . . . . . . . . . . . 25 3.2.7 Error Correction Extension . . . . . . . . . . . 26 ii CONTENTS 3.3 Pipelined Latency . . . . . . . . . . . . . . . . 27 3.4 Summary . . . . . . . . . . . . . . . . . . . . . 28 4 Pipelined A/D Converters with Open-Loop Amplifiers 29 4.1 Design Concept . . . . . . . . . . . . . . . . . . 29 4.2 Closed-loop versus Open-loop Amplifiers . . . . . 31 4.3 Proposed System Architecture . . . . . . . . . . . 35 4.4 Summary . . . . . . . . . . . . . . . . . . . . . 39 5 Circuit Implementation 41 5.1 Circuit Details . . . . . . . . . . . . . . . . . 41 5.1.1 Track-and-Hold Amplifier . . . . . . . . . . . . 41 5.1.2 Pipelined Stage with open-loop amplifiers . . . 47 5.1.3 Comparator . . . . . . . . . . . . . . . . . . . 61 5.1.4 Global-Gain Control . . . . . . . . . . . . . . 63 5.1.5 Clock Generation . . . . . . . . . . . . . . . . 70 5.1.6 Digital Error Correction and Decimation . . . . 70 5.2 Design Considerations . . . . . . . . . . . . . . 74 5.2.1 Floorplanning Strategies . . . . . . . . . . . . 79 5.2.2 Layout Techniques . . . . . . . . . . . . . . . 81 5.2.3 Clock Tree Distribution . . . . . . . . . . . . 87 5.3 Summary . . . . . . . . . . . . . . . . . . . . . 89 6 Experimental Results 91 6.1 Print Circuit Board Design . . . . . . . . . . . . 91 6.2 Test Setup . . . . . . . . . . . . . . . . . . . . 97 6.3 Measurement Results . . . . . . . . . . . . . . . 99 6.4 Summary . . . . . . . . . . . . . . . . . . . . . 105 CONTENTS iii 7 Linear Approximation Calibration 107 7.1 Calibration in Digital Domain . . . . . . . . . . 107 7.2 Linear Approximation . . . . . . . . . . . . . . . 108 7.2.1 Transfer Function Estimation . . . . . . . . . . 108 7.2.2 Offset Considerations . . . . . . . . . . . . . 111 7.3 Digital Background Calibration . . . . . . . . . . 113 7.3.1 Digital Calibration Block . . . . . . . . . . . 113 7.3.2 Background Calibration . . . . . . . . . . . . . 115 7.3.3 Simulation . . . . . . . . . . . . . . . . . . . 121 7.4 Summary . . . . . . . . . . . . . . . . . . . . . 123 8 Conclusions and Future Works 125 8.1 Conclusions . . . . . . . . . . . . . . . . . . . 125 8.2 Future Works . . . . . . . . . . . . . . . . . . . 126 | |
| dc.language.iso | en | |
| dc.subject | 積體電路 | zh_TW |
| dc.subject | 類比數位轉換 | zh_TW |
| dc.subject | 管線式類比數位轉換器 | zh_TW |
| dc.subject | 開迴路放大器 | zh_TW |
| dc.subject | 增益控制 | zh_TW |
| dc.subject | 數位背景校正 | zh_TW |
| dc.subject | Analog-digital conversion | en |
| dc.subject | digital background calibration | en |
| dc.subject | gain control | en |
| dc.subject | open-loop amplifiers | en |
| dc.subject | integrated circuits | en |
| dc.subject | pipelined A/D converters | en |
| dc.title | 以開迴路放大器建構之高速管線式類比數位轉換器設計 | zh_TW |
| dc.title | Design of A High-Speed Pipelined A/D Converter with Open-Loop Amplifiers | en |
| dc.type | Thesis | |
| dc.date.schoolyear | 95-2 | |
| dc.description.degree | 博士 | |
| dc.contributor.oralexamcommittee | 吳介琮,鄭國興,曹恆偉,劉深淵,陳信樹 | |
| dc.subject.keyword | 類比數位轉換,管線式類比數位轉換器,積體電路,開迴路放大器,增益控制,數位背景校正, | zh_TW |
| dc.subject.keyword | Analog-digital conversion,pipelined A/D converters,integrated circuits,open-loop amplifiers,gain control,digital background calibration, | en |
| dc.relation.page | 132 | |
| dc.rights.note | 未授權 | |
| dc.date.accepted | 2007-07-11 | |
| dc.contributor.author-college | 電機資訊學院 | zh_TW |
| dc.contributor.author-dept | 電子工程學研究所 | zh_TW |
| 顯示於系所單位： | 電子工程學研究所 | |
文件中的檔案：
| 檔案 | 大小 | 格式 | |
|---|---|---|---|
| ntu-96-1.pdf 未授權公開取用 | 1.77 MB | Adobe PDF |
系統中的文件，除了特別指名其著作權條款之外，均受到著作權保護，並且保留所有的權利。