以現場可程式化邏輯閘陣列實現弦波抖動之量測

Abstract

本篇論文實現一個在晶片上可自我測試弦波抖動的方法。藉由累積分布函數的概念去解析弦波抖動，而後應用後置運算來加強對製程飄移的容忍。我們使用現場可程式化邏輯閘陣列來實現所設計的電路並應用任意波型產生器來產生所需的抖動訊源。與商業用自動化量測儀器比較，我們量測到的頻率錯誤率低於0.1%。當抖動的訊源頻率操作在較低的頻域，所量測到的振幅錯誤率則少於5%。

This study is to implement an on-chip sinusoidal jitter testing technique for design for test (DfT) application. The proposed technique utilizes cumulative density function (CDF) based method to track the sinusoidal jitter, and applies post processing to enhance the process variation tolerance. We use FPGA to achieve the designed circuit, and employ an arbitrary waveform generator to inject jittery signal. Compared with the commercial automatic test equipment, the error ratio of jitter frequency is within 0.1%. When the jitter operates in lower frequency, the error ratio of jitter amplitude is less than 5%.