55MS/s 10位元 導管式類比數位轉換器之設計

Abstract

現今很多的應用像是無線通訊利用數位信號處理以便得到傳送的資訊. 因此在接收端和數位信號處理系統之間的類比數位轉換器是必要的. 隨著無線通訊系統爆炸性的成長, 低功率消耗及高速傳輸率變成越來越重要的問題. 因此本論文專注於研究低功率消耗及高速的類比數位轉換器. 在所有的互補式金屬氧化物半導體類比數位轉換器架構中, 導管式的架構可以在功率消耗及效能間取得一個良好的平衡. 在這論文中, 我設計了一個10位元、每秒五千五百萬取樣的類比數位轉換器. 這類比數位轉換器使用導管式的架構搭配數位錯誤修正以達到10位元的解析度. 這類比數位轉換器電路包含取樣維持電路、2位元快閃式類比數位轉換器、2位元數位類比轉換器、減法器、乘二電路、時脈產生器、編碼器、暫存器和數位錯誤修正電路. 模擬結果表示所設計的類比數位轉換器可達到每秒五千五百萬取樣率, 其差動非線性誤差及整體非線性誤差分別是±0.6LSB及±0.7LSB. 本論文中的類比數位轉換器使用台積電0.35um 2P4M n-well 互補式金屬氧化物半導體製程. 其輸入範圍為±1伏特. 在3.3伏特的電源供應下消耗功率為62毫瓦. 整體佈局面積為1100um × 1400um.

Many of the applications nowadays utilize the digital signal processing to resolve the transmitted information like as wireless communication. Therefore, an analog-to-digital interface is required between the received terminal and the DSP system. With the explosive growth of wireless communication systems, Low power dissipation and high-speed transmission rate are becoming an increasingly important issue. Among many types of CMOS ADC architectures. A pipelined architecture can achieve good balance between power consumption and performance. This research focuses on low power dissipation and high speed ADC. In this thesis, we design a 10-bit, and 55MSamples/s ADC. The ADC is implemented by a pipelined architecture with a resolution of 1.5-b/stage for digital error correction to obtain a 10-bit resolution at a sampling rate of 55MHz. The main sub-circuits of the ADC are sample-and-hold circuit, 2-bit flash A/D converter, 2-bit D/A converter, subtractor, multiply by two circuit, clock generator, encoder, register, and digital error correction. The sample-and-hold circuit is implemented with switched-capacitor techniques. The post-simulation results show that the overall circuit of ADC has 55MHz sampling rate, ±0.6LSB differential non-linearity, and ±0.7LSB integral non-linearity. The pipelined ADC is fabricated with TSMC 0.35µm 2P4M n-well CMOS technology. The input range of the ADC is ±1V. The chip dissipates 62mW from a 3.3V supply. Total layout area is 1100um × 1400um.