

國立臺灣大學電機資訊學院電子工程學研究所

博士論文

Graduate Institute of Electronics Engineering
College of Electrical Engineering and Computer Science
National Taiwan University
Doctoral Dissertation



二維材料堆疊結構在電晶體及記憶體之應用研究
Stacked Structures of 2D Materials for Transistor and
Memory Applications

蔡柏政

Po-Cheng Tsai

指導教授：林時彥 博士

Advisor: Shih-Yen Lin, Ph.D.

中華民國 111 年 8 月

August 2022



國立臺灣大學博士學位論文
口試委員會審定書

PhD DISSERTATION ACCEPTANCE CERTIFICATE
NATIONAL TAIWAN UNIVERSITY

二維材料堆疊結構在電晶體及記憶體之應用研究

Stacked Structures of 2D Materials for Transistor and
Memory Applications

本論文係 蔡柏政君 (D07943004) 在國立臺灣大學電子工程學研究所
完成之博士學位論文，於民國 111 年 8 月 25 日承下列考試委員審查通
過及口試及格，特此證明。

The undersigned, appointed by the Department / Institute of Electronics Engineering on 25 (date)
8 (month) 2022 (year) have examined a PhD dissertation entitled above presented by Po-Cheng
Tsai (name) D07943004 (student ID) candidate and hereby certify that it is worthy of acceptance.

口試委員 Oral examination committee:

(指導教授 Advisor)

系主任/所長 Director:

致謝



論文的完成需要感謝給予指導的師長們，感謝中研院研究員兼台大指導教授林時彥博士，在我博士生研究的歷程給予指導及研究資源的協助，感謝中研院 謝書宜博士在實驗室管理及公用儀器管理的協助，感謝 Lin Group 團隊裡的所有成員，從 2018 年加入 Lin Group 至 2022 年完成博士學位，在期間給予諸多實驗上的幫助、研究方向的規劃及研究相關的知識背景，最後感謝口試委員 吳肇欣博士、張子璿博士、張書維博士、張守進博士、李柏聰博士給予諸多的建議及研究成果的肯定。

此外要感謝 Lin Group 這個大家庭，感謝 吳崇榮博士、陳璿安博士及陳冠超博士推薦我加入這個大家庭，接續前面學長們積累的研究成果及經驗繼續發展二維材料的應用，感謝實驗室歷屆同學 黃弘慶、吳柏諭、李倫銘、劉家瑋、李俊諺，在博一加入實驗室初期進行材料成長及實驗儀器操作的協助，博二時感謝黃俊維、陳柏穎在實驗上的幫助使研究成果豐碩，博三時感謝顏琮儒、張哲嘉、張惇傑、江振圖、劉有為，諸位在博士班學業上幫助讓我順利獲得博士班候選人資格，博四時感謝陳柏豪、李浩謙、黃培稚、陳志偉在博士班口試時的協助及接待，最後要感謝同學張煜偉，在博士生期間一起加入 Lin Group，討論研究方向、設計實驗進程、規劃實驗室重新建置、一起參與國際研討會，這一路走來我們學到許多也成長許多，雖然因人生規劃提前離開團隊無法一起畢業，但一起積累的研究成果及研究精神會接續下去，再次感謝 Lin Group 所有成員。

博士班的畢業不是結束而是真正的開始，進入職場沒有容錯的空間，在學期間遇到困難亦或犯錯都可以重新來過審視錯誤並在錯誤中學習，已經畢業的學長學弟們都在各自的領域有所發展，接著換我要邁向人生另一個階段，期許自己能在未來有所展現，祝福所有人一切順心。



摘要


本論文研究目標著重在二維材料的成長及元件製作分析、異質結構 (Hetero-structure) 與平面式閘極電晶體 (In-plane Gate Transistor, IPGT) 應用，主要研究材料為石墨烯 (Graphene)、過渡金屬二硫化物的二硫化鉬 (MoS_2) 以及二硫化鎢 (WS_2)。傳統化學氣相沉積法成長二維材料，需將過渡金屬和硫族元素的兩種前驅物同時放置於高溫爐管中反應，化學反應極其複雜，此外由於二維材料成長溫度相當高，異質結構薄膜製備不易，我們利用原子層沉積、熱蒸鍍、射頻濺鍍等方式提供過渡金屬氧化物薄膜，結合高溫爐管的硫化過程，我們成功製備出大面積石墨烯和二硫化鉬、二硫化鎢薄膜。我們在研究過程中發現由於缺乏斷鍵，二維材料表面不利於原子層沉積之前驅物分布，藉由調整前驅物靜置時間在二維材料表面形成核點有利於原子層沉積，利用此方式在二硫化鉬表面成長 5 nm 氧化鋁做為間隔層並轉印同質材料 MoS_2 以增強螢光光譜發光強度或是異質材料 WS_2 形成雙波段螢光發光結構。我們並將石墨烯直接成長於藍寶石基板上，再使用熱蒸鍍取代射頻濺鍍提供過渡金屬氧化物薄膜來成長過渡金屬二硫化物，避免濺鍍時氬離子轟擊底層材料造成破壞，使用此成長方式製備成二硫化鉬/石墨烯電晶體元件。以二硫化鉬做為表面鈍化層則可提升石墨烯電晶體之電流和載子遷移率。若使用原子層蝕刻技術將上層二硫化鉬孤立做為電荷儲存層，此異質結構之元件便會出現遲滯現象可做為記憶體元件應用。為了探討電荷儲存於二硫化鉬之現象，我們以三層二硫化鉬並使用原子層蝕刻技術將電極下方二硫化鉬蝕刻使通道中的二硫化鉬孤立做為電荷儲存層，我們發現隨著孤立層數增加其遲滯曲線亦會增加。此外為了避免氧化物與通道接觸會使得石墨烯上閘極電晶體的特性下降，我們藉由電子束微影製作出石墨烯平面式閘極電晶體，此元件無須使用氧化物介電層便可對石墨烯通道的電流進行調制並大幅提升石墨烯電晶體的元件特性。

關鍵字：二維材料、平面式閘極電晶體、場效電晶體、記憶體、原子層蝕刻

Abstract



The thesis is focused on the fabrication of 2-D materials, and their hetero-structures for device applications. The main research materials are graphene and transition metal disulfides, such as MoS₂ and WS₂. By using the conventional chemical vapor deposition, the growth of 2-D materials requires two precursors of transition metals and chalcogenides. Considering the thin-body nature of 2-D materials, it is difficult to achieve precise control over the growth parameters. On the other hand, high growth temperatures are usually required for 2-D material growth, which will make it difficult to establish epitaxially grown 2-D material hetero-structures. Therefore, we have adopted atomic layer deposition (ALD), thermal evaporation, and radio frequency sputtering (RF sputtering) to provide transition metal oxide films. Combined with the sulfurization procedure in a hot furnace, we have successfully demonstrated large-area graphene, molybdenum disulfide and tungsten disulfide growth. Since there are no dangling bonds, direct oxide growth by using ALD is difficult on 2-D material surfaces. We have demonstrated that a thin 5 nm Al₂O₃ dielectric layer can be grown on the MoS₂ surface by using ALD with an additional precursor soaking time. With the thin oxide separation layer between two mono-layer 2-D materials, luminescence enhancement is observed by transferring a mono-layer MoS₂ film onto the sample, while dual color emission can be



observed by transferring mono-layer WS₂. We have also demonstrated that layer-number-controllable MoS₂ films can be grown on graphene surfaces by sulfurizing pre-deposited MoO₃ films by using the thermal evaporator. With no damages introduced during the growth procedure, significant device performance enhancement is observed for the top-gate graphene transistors with the MoS₂ passivation layer. By using the atomic layer etching (ALE) procedure to isolate the topmost MoS₂ layer from the graphene channel, a memory architecture based on the MoS₂/graphene hetero-structure is proposed. With the semiconducting 2-D material (MoS₂) as the charge separation layer and the conductive counterpart (graphene) as the channel layer, a top-gate transistor can be operated as a memory device. The long retention times and increasing current ratios between “1” and “0” states with increasing isolated MoS₂ layer numbers have revealed the potential of 2-D materials for memory device applications. The same concept is also applied to multi-layer MoS₂ with the isolated MoS₂ layers as the charge storage layer and the underneath MoS₂ layers as the channel. On the other hand, by using the electron beam lithography, the in-plane gate transistor architecture provides an alternate approach for the fabrication of 2-D transistors with reduced interfaces with other materials and the channel is modulated by electric field laterally.


Key words – 2-D material, In-plane gate transistor, Field effect transistor, Memory, Atomic layer etching,



Table of Contents


口試委員審定書	i
致謝	ii
摘要	iii
Abstract.....	iv
Table of Contents.....	vi
List of Figures.....	x
List of Tables	xvi
Chapter 1 Introduction.....	1
1.1 The Challenge of CMOS Scaling	1
1.2 The evolution of 2-D material researches.....	6
1.3 Outline of the thesis.....	19
Chapter 2 Growth Approaches and Characterizations of 2-D Materials.....	23
2.1 The Preparations of 2-D Materials	23
2.2 The Transferring Procedures of Grown 2-D Materials.....	28
2.2.1 PDMS Stamp Transferring	28
2.2.2 PMMA Assisted Transferring.....	31
2.2 The Raman and Photoluminescence Measurement System	33

2.2.1 The Raman spectrum of 2-D materials.....	33
2.2.2 The Photoluminescence spectrum of 2-D materials	41
2.3 Device Fabrications Systems.....	43
2.3.1 The atomic layer deposition system (ALD)	43
2.3.2 The electron-beam lithography system (EBL)	48
2.3.3 The atom layer etching (ALE) of 2-D materials.....	50
Chapter 3 Stacked Structures of 2-D Materials for Transistor Applications	52
3.1 Luminescence Enhancement and Dual-Color Emission of Stacked Mono-layer 2-D Materials.....	52
3.1.1 The deposition of thin dielectric layers on MoS ₂ surfaces	53
3.1.2 Luminescence enhancement of stacked mono-layer MoS ₂	56
3.1.3 Dual-color emission of stacked mono-layer MoS ₂ and WS ₂	59
3.1.4 Conclusion.....	61
3.2 Top-gate Graphene Transistors with MoS ₂ Passivation Layers.....	62
3.2.1 MoS ₂ growth on graphene surfaces using the RF sputtering	62
3.2.2 Non-destructive MoS ₂ growth on graphene surfaces and the passivated top-gate graphene transistor.....	65
3.2.3 Conclusion.....	72
3.3 In-plane Gate Graphene Transistors (IPGTs) with MoS ₂ Passivation Layers..	73



3.3.1 Device fabrications of IPGTs	73
3.3.2 The influence of gate-channel separations of IPGTs.....	74
3.3.3 IPGTs with MoS ₂ passivation layers	78
3.3.4 Conclusion.....	81
Chapter 4 2-D Memories	82
4.1 Charge Storage of Isolated Mono-layer MoS ₂ in Top-gate MoS ₂ /graphene Transistors.....	82
4.1.1 Device fabrications of top-gate graphene transistors with isolated MoS ₂ layers.....	83
4.1.2 The transfer curves of top-gate graphene transistors with isolated MoS ₂ layers.....	85
4.1.3 Read-write operations of MoS ₂ /graphene memories.....	91
4.1.4 Conclusion.....	94
4.2 Multi-layer MoS ₂ for Memory Applications	95
4.2.1 Device fabrications of top-gate MoS ₂ transistors with isolated MoS ₂ layers.....	96
4.2.2 The transfer curves of top-gate MoS ₂ transistors with isolated MoS ₂ layers	98

4.2.3 Read-write operations, operation speed and charge storage of MoS ₂ memories	100
4.3 Conclusion	106
Chapter 5 Conclusion	107
Future work	110
Reference	112
Publication List.....	121



List of Figures





Figure 1-1 (a) Issues of bulk material during thickness scaling for FET application. (b) Advantages of 2-D materials. (c) Carrier mobility degradation with reduced material thickness for MoS ₂ and Silicon. (d) Schematic of a Dual Gate 2-D FET. [6]	4
Figure 1-2 Energy delay comparison of Single Gate, Double Gate MX ₂ FETs and Si FinFET for fixed wire load with N5 technology assumptions, computed using effective capacitance and ON current [5].....	5
Figure 1-3 The hexagonal lattice of graphene [13].	8
Figure 1-4 The Graphene and related structures [12].....	8
Figure 1-5 Structural of 1T, 2H, and 3R TMDs and their corresponding metal atoms coordination. The top and side views of layered forms are shown [21].	11
Figure 1-6 The growth procedures of repeated CVD growth cycles with one, two and three separate growth iterations (left) and the cross-sectional HRTEM images of the three samples (right) [26].	13
Figure 1-7 The cross-sectional HRTEM image (left) and the HAADF mappings (middle) of Mo and W elements of the MoS ₂ /WS ₂ hetero-structure sample.	



The I_D - V_{GS} curves of MoS_2 and WS_2/MoS_2 hetero-structure transistors operated at $V_{DS} = 10$ V [27].	16
Figure 1-8 The growth mechanisms of the sulfurization of pre-deposited MoO_3 films [28].	16
Figure 1-9 (a) A schematic diagram showing the mechanisms of graphene grown directly on sapphire substrates and (b) the cross-sectional high-resolution transmission electron microscope (HRTEM) images of MoS_2 /graphene hetero-structures with different MoS_2 layer numbers [30].	18
Figure 2-1 The graphene CVD system.	24
Figure 2-2 (a) The RF sputtering system for Mo and W film depositions, (b) the thermal evaporation system and (c) the ALD system for deposition for the MoO_3 . (d) The MoS_2 and WS_2 CVD system.	27
Figure 2-3 Schematic of the dry transfer process of 2-D material using PDMS as a transfer film.	30
Figure 2-4 Schematic of the wet transfer process of 2-D material using PMMA as a transfer film.	32
Figure 2-5 The HORIBA Jobin Yvon HR800UV Raman system.	34

Figure 2-6 The external optical light path setting for HORIBA JobinYvon

HR800UV system. 34

Figure 2-7 The Raman spectra of a mono-layer graphene. 36

Figure 2-8 (a) Raman spectra of thin and bulk MoS₂ films. (b) Frequencies
of E_{2g1} and A_{1g} Raman difference of layer thickness [35]. 38

Figure 2-9 Raman spectra of thin and bulk WS₂ films and frequencies of E_{2g1}
and A_{1g} Raman difference of layer thickness [36]. 40

Figure 2-10 Photoluminescence spectra of MoS₂ with different thickness [37].
..... 42

Figure 2-11 Photoluminescence spectra of WS₂ with different thickness [38].
..... 42

Figure 2-12 Schematic diagram of ALD cycle [42]. 45

Figure 2-13 Schematic diagram of ALD process window [43]. 45

Figure 2-14 FEI inspect F scanning electron microscope (SEM) system with a
pattern generator system for electron beam lithography. 49

Figure 2-15 The ALE system. 51

Figure 3-1 The cross-sectional HRTEM image of the sample with sequentially
grown mono-layer MoS₂/5 nm Al₂O₃/mono-layer MoS₂/10 nm Al₂O₃ on a
sapphire substrate. 55




Figure 3-2 The cross-sectional HRTEM image and (b) The corresponding HAADF image showing the sulfur (S) distributions of the sample with sequentially grown mono-layer MoS₂/10 nm Al₂O₃/mono-layer MoS₂/10 nm Al₂O₃ on a sapphire substrate. 55

Figure 3-3 (a) The Raman and (b) the PL spectra of the mono-layer MoS₂ sample before and after the 5 nm Al₂O₃ separation layer growth. (c) The PL spectra of the sample with and without the other mono-layer MoS₂ transferred to the Al₂O₃ surface. 58

Figure 3-4 (a) The Raman and (b) the PL spectrum of the sample with mono-layer WS₂ transferred to a 5 nm Al₂O₃/mono-layer MoS₂ substrate. The PL spectra of the sample before the WS₂ transferring and the standalone WS₂ are also shown in (b)..... 60

Figure 3-5 The Raman spectra of the graphene films before and after the MoS₂ growth by using the RF sputtering. 64

Figure 3-6 (a) The cross-sectional HRTEM image and (b) the Raman spectrum of the sample showing the characteristic Raman peaks of graphene of sample after the MoS₂ growth prepared by using the thermal evaporator. The Raman spectrum of the as-grown graphene film is also shown in (b) for comparison. 66




Figure 3-7 (a) The fabrication procedure and (b) the I_D - V_{GS} curves of the top-gate graphene transistors with and without the MoS_2 passivation layer. 68

Figure 3-8 (a) The Raman spectra of the samples with bi-layer and mono-layer MoS_2 films grown on graphene surfaces. (b) The I_D - V_{GS} curve of the top-gate graphene transistor at $V_{DS} = 1.0$ V with a mono-layer MoS_2 passivation layer. 71

Figure 3-9 (a) The Raman spectra of the graphene film grown directly on sapphire substrates. (b) The fabrication steps of the in-plane gate transistors. The SEM image of the device is also shown in (b). (c) The transfer curve of the in-plane gate transistors measured under forward and reverse gate biases at $V_{DS} = 0.5$ V..... 77

Figure 3-10 (a) The Raman spectra of MoS_2 /graphene hetero-structure and (b) the transfer curve of the in-plane gate transistor at $V_{DS} = 1.0$ V..... 80

Figure 4-1 The fabrication steps of the top-gate graphene transistor with an isolated MoS_2 layer on top of the graphene channel. 84

Figure 4-2 The optical microscope picture of memory device..... 84

Figure 4-3 The forward and reverse transfer curves of the top-gate transistor at $V_{DS} = 0.5$ V..... 86



Figure 4-4 Simplified transfer curves under the forward and reverse operations (left). Four regimes are marked on them, and the corresponding band diagrams are depicted on the right..... 90

Figure 4-5 (a) The transient responses of drain current of the top-gate transistor at $V_{DS} = 0.5$ V. The gate bias voltage V_{GS} is first set to + 5 V for 10 s, respectively, before turned to 0 V. (b) A complete write-read-erase-read cycle versus time of the device..... 93

Figure 4-6 The fabrication flow of the multi-layer MoS₂ transistors..... 97

Figure 4-7 the transfer curves of the three devices with zero, one and two ALE procedures at $V_{DS} = 1.0$ V..... 99

Figure 4-8 (a) The program/read/erase/read cycles and (b) The drain currents measured with time at zero gate biases after the -5.0 and 5.0 V gate voltage stresses of the device with two ALE procedures at $V_{DS} = 1.0$ V. 102

Figure 4-9 The drain current ratios at “1” and “0” states of the two devices with one and two ALE procedures after different program/erase gate biases. The read voltage is set as 0.0 V and $V_{DS} = 1.0$ V..... 105

List of Tables




Table 1-1 Summary Table of 2013 ITRS Technology Trend Targets (Table
taken from International Technology Roadmap for Semiconductors 2013
[1])..... 4

Chapter 1 Introduction




1.1 The Challenge of CMOS Scaling

The semiconductor industry has been rapidly developed over the past few decades. In 1958, the first integrated circuit (IC) was invented by Jack Kilby, which was fabricated by using germanium. At the same time, the integrated circuit was demonstrated via a planar technology in silicon by Robert Noyce. The first metal-oxide-semiconductor field-effect transistor (MOSFET) came out at 1960, which used SiO_2 as the gate insulator for transistors. In nowadays semiconductor industry, it is important to further improve the performances of ICs by reducing the linewidths of transistors. The International Technology Roadmap for Semiconductor (ITRS) provides a roadmap for future device architecture with reduced line widths. For example, it is predicted that 2.5 nm MOSFET is needed at 2023 [1]. Their main projection in the frontend process and the MOSFET is high performance when keeping the low power consumption in the logic circuit. The aim of this Roadmap is to identify key technical requirements to support the historical scaling of CMOS technology, which is known as the “Moore’s law”. It predicts that the number of transistors on an IC increases exponentially, doubling over 18 months in period [2]. The physical gate length scaled down to ~20 nm as the technology node reached 22 nm [3]. The developmental progress leads to today’s electronic devices that present advanced



performance with reduced cost per function, and reduced physical size was owing to the device miniaturization. The size of the electron device continues to decrease, and the obstacles of traditional silicon-based processes continue to increase and close to their physical limit. Si CMOS scaling need to overcome two fundamental problems: (1) The decreasing charge mobilities in ultra-thin channels like, nano-sheets, nano-wires or fins introduced to maximize electrostatic control at scaled dimensions and (2) a slow V_{dd} downscaling dictated by the 60mV/dec thermal limit. The limitations can be overcome by replacing the channel materials and device design. It is an urgent issue that we need to find a new material to replace silicon and let Moore's Law continue [4,5]. Due to the atomic thickness of 2-D materials, they are considered as a possible candidate to replace silicon in advanced technology nodes. The 2-D material can offer high device performances at nm dimensions. Such as transition metal dichalcogenides (TMDs) family, molybdenum disulfide (MoS_2), is an explosion in research activities due to its potential applications in various electronic and optoelectronic devices. Although the conventional bulk semiconductors, such as germanium and silicon, can also be made very thin, 2-D semiconductors own extra advantages, such as atomically smooth surfaces without dangling bonds [6]. The consistent and fixed thicknesses in numbers of atomic layers, as schematically shown in Figure 1-1 (a) and (b). The advantages can suppress the trap generation, carrier scattering, and thickness variation which can guarantee devices with



high performance. On the other hand, as shown in Figure 1-1 (c), mobility degradation will be observed for silicon with thickness scaling, while the trend is much slower for MoS₂, which will lead to a high mobility value at the extremely thin thickness down to mono-layers of MoS₂. Several theoretical works [7-10] have also been carried out to evaluate the scalability of monolayer/multilayer 2-D FETs on semiconductor-on-insulator (SOI) and double-gate (DG) FET, as schematically shown in Figure 1-1 (d). It has recently been reported that MoS₂ suffers from remote phonon scattering in high-k dielectric environment and has an intrinsic phonon limited room-temperature mobility of $\sim 60 \text{ cm}^2/\text{V} \cdot \text{s}$ [11]. The study suggested that 2-D materials, with TMDs as the best candidate for transistor applications. In Figure 1-2, the MoS₂ and WS₂ could meet N3 performance requirements with an improved energy consumption compared to Si-FinFETs [5]. These results have demonstrated that 2-D materials are promising candidates to replace Si in the advanced technology nodes.

Year of Production	2013	2015	2017	2019	2021	2023	2025	2028
Logic Industry "Node Name" Label	"16/14"	"10"	"7"	"5"	"3.5"	"2.5"	"1.8"	
Logic $\frac{1}{2}$ Pitch (nm)	40	32	25	20	16	13	10	7
Flash $\frac{1}{2}$ Pitch [2D] (nm)	18	15	13	11	9	8	8	8
DRAM $\frac{1}{2}$ Pitch (nm)	28	24	20	17	14	12	10	7.7
FinFET Fin Half-pitch (new) (nm)	30	24	19	15	12	9.5	7.5	5.3
FinFET Fin Width (new) (nm)	7.6	7.2	6.8	6.4	6.1	5.7	5.4	5.0
6-t SRAM Cell Size (nm ²) [60F2]	0.096	0.061	0.038	0.024	0.015	0.010	0.0060	0.0030
MPU/ASIC High Perf 4t NAND Gate Size (nm ²)	0.248	0.157	0.099	0.062	0.039	0.025	0.018	0.009
4-input NAND Gate Density (K gates/nm ²) [6155F2]	4.03E+03	6.37E+03	1.01E+04	1.61E+04	2.55E+04	4.05E+04	6.42E+04	1.28E+05
Flash Generations Label (bits per chip) (SLC/MLC)	64G / 128G	128G / 256G	256G / 512G	512G / 1T	512G / 1T	1T / 2T	2T / 4T	4T / 8T
Flash 3D Number of Layer targets (at relaxed Poly half pitch)	16-32	16-32	16-32	32-64	48-96	64-128	96-192	192-384
Flash 3D Layer half-pitch targets (nm)	64nm	54nm	45nm	30nm	28nm	27nm	25nm	22nm
DRAM Generations Label (bits per chip)	4G	8G	8G	16G	32G	32G	32G	32G
450nm Production High Volume Manufacturing Begins (100Kwpm)				2018				
Vdd (High Performance, high Vdd transistors) [**]	0.86	0.83	0.80	0.77	0.74	0.71	0.68	0.64
1/(C/V) (1psec) [**]	1.13	1.53	1.75	1.97	2.10	2.29	2.52	3.17
On-chip local clock MPU HP [at 4% CAGR]	5.50	5.95	6.44	6.96	7.53	8.14	8.8	9.9
Maximum number wiring levels (unchanged)	13	13	14	14	15	15	16	17
MPU High-Performance (HP) Printed Gate Length (GLpr) (nm) [**]	28	22	18	14	11	9	7	5
MPU High-Performance Physical Gate Length (GLph) (nm) [**]	20	17	14	12	10	8	7	5
ASIC Low Standby Power (LP) Physical Gate Length (nm) (GLph) [**]	23	19	16	13	11	9	8	6

Table 1-1 Summary Table of 2013 ITRS Technology Trend Targets (Table taken from International Technology Roadmap for Semiconductors 2013 [1])




Figure 1-1 (a) Issues of bulk material during thickness scaling for FET application. (b) Advantages of 2-D materials. (c) Carrier mobility degradation with reduced material thickness for MoS₂ and Silicon. (d) Schematic of a Dual Gate 2-D FET. [6]





Figure 1-2 Energy delay comparison of Single Gate, Double Gate MX₂ FETs and Si FinFET for fixed wire load with N5 technology assumptions, computed using effective capacitance and ON current [5].

1.2 The evolution of 2-D material researches



Graphene is a sheet of a monolayer carbon atoms, bounded in a hexagonal honeycomb lattice structure. It is an allotrope of carbon atoms in sp^2 -bonded. Graphene can be wrapped up into fullerene (zero-dimensional (0D)). The carbon atom is rolled up into carbon nanotube (one-dimensional (1D)) and stacked on top of each other to form graphite (three-dimensional (3D)), with an interplanar spacing of 0.335nm [12, 13]. The 2-D crystal graphene was discovered in 2004. With a covalently-bonded hexagonal lattice of carbon atoms and one atom thickness (~ 0.14 nm), the Dirac-cone band structure of graphene indicates that carriers can move through the material at very high speeds, giving it fascinating properties such as unparalleled thermal conductivity and high carrier mobility ($\sim 23000 \text{ cm}^2/\text{V} \cdot \text{s}$) [14]. Graphene has many outstanding properties in terms of optical transparency. Benefiting from one atomic thickness, graphene has very high transparency of 97.7% in visible light. It only absorbs 2.3% of visible light in single layer graphene. The absorption, as well as a single layer and bilayer graphene, are both 2.3%, and the transparency of graphene becomes effective indication of the numbers of the graphene layer, which is confirmed by simulations using Dirac fermions with Fermi's golden rule [15]. The theoretical and experimental results both suggest that graphene has excellent optical properties. Combined with its high conductivity, graphene becomes a



very competitive transparent conductive thin film that could potentially replace many traditional transparent films, such as indium tin oxide (ITO), and fluorine-doped tin oxide (FTO). Another application for graphene high conductive, graphene for interconnects within a 7-nm FinFET technology. The resistivity dependence on line width < 40 nm for copper (Cu) and doped graphene, where the graphene resistivity is lower than Cu [16]. Due to its wide absorption spectral, short carrier lifetime, and high conductivity, graphene has promising for optical devices. These unique properties and potential of graphene have attracted huge research efforts around the world.




Figure 1-4 The Graphene and related structures [12].






Figure 1-3 The hexagonal lattice of graphene [13].



As the first discovered 2-D material, graphene is believed to be of potential application for high-speed electronics in the < 10 nm technology node with the advantage of theoretically predicated ultra-high carrier mobility values [17]. However, graphene is of zero bandgap in its nature. Therefore, there is no OFF state for graphene transistors, which would lead to low ON/OFF ratios for the device. To overcome this disadvantage of graphene, people have turned their focus on other 2-D materials with bandgaps such as transition metal dichalcogenides (TMDs) for the transistor application in recent years. TMDs is well-known in the 2-D material family. TMDs has the general chemical formula MX_2 , where M is a transition metal ($M = W, Mo, \text{etc.}$) and X is a group VI atom ($X = Te, S, \text{or } Se$). Compared with graphene, TMDs are with visible bandgap values changing with their layer numbers [18,19]. The band gap values for monolayer MoS_2 , $MoSe_2$, WS_2 , and WSe_2 , direct band gaps are 1.88 eV, 1.57 eV, 2.03 eV, 1.67 eV respectively, and for bulk TMDs, indirect band gaps of 1.23 eV (MoS_2), 1.09 eV ($MoSe_2$), 1.32 eV (WS_2), 1.21 eV (WSe_2) are predicted [20]. Among all the candidates in the TMDs family, one of the most promising materials for device applications is MoS_2 . The crystal lattice is a sandwich structure, where the transition metal atoms are surrounded by the group VI atoms. TMDs has three main type phases: Octahedral (1T), Trigonal prismatic (2H), and Trigonal prismatic (3R) as shown in Figure 1-5 [21]. The first mono-layer molybdenum disulfide (MoS_2) transistor was fabricated by Radisavljevic et al. at 2011 [22]. Since mono-layer



MoS₂ is of direct bandgap value 1.88 eV, the 2-D material transistor can be turned off by using MoS₂ as the channel. On the other hand, the MoS₂ transistors with a 1-nm physical gate length was also demonstrated by using a single-walled carbon nanotube as the gate electrode. The ultrashort devices has demonstrated excellent switching characteristics with the subthreshold swing ~65 millivolts per decade and an On/Off current ratio ~10⁶ [23].





Figure 1-5 Structural of 1T, 2H, and 3R TMDs and their corresponding metal atoms coordination. The top and side views of layered forms are shown [21].



Although 2-D materials have already exhibited their potential in electrical or optical device applications in the nanometer regime, the performances of these devices are still limited by the material characteristics of individual 2-D materials. Therefore, just like the evolution of compound semiconductors, the research trend of 2-D materials has gradually moved from homo- to hetero- junctions of 2-D materials. In most publications, sequential attachment of mechanically exfoliated 2-D materials is often adopted for the establishment of vertical 2-D material hetero-structures [24,25]. The hetero-structure is established by sequentially reattach the films onto each other on a given substrate, such as SiO₂/Si substrates. Although this method has been proved to be an easy and functional approach, the possible chemical contamination between layers and undefined film area would limit the practical applications of the 2-D material hetero-structures. Furthermore, the voids and wrinkles introduced during the transferring procedure might also influence the device performance. Therefore, epitaxially grown 2-D materials onto other 2-D material layers has strong potential for fabricating such hetero-structures. In one previous publication, it has been demonstrated that homo-junctions of MoS₂ can be grown directly on sapphire substrates through repeating the same CVD cycles. 2-, 4- and 6- layer MoS₂ can be prepared after 1-, 2- and 3- CVD growth cycles [26]. The epitaxially grown multi-layer MoS₂ films actually marks the beginning of van der Waals epitaxy on 2-D material surfaces show in Figure 1-6.





Figure 1-6 The growth procedures of repeated CVD growth cycles with one, two and three separate growth iterations (left) and the cross-sectional HRTEM images of the three samples (right) [26].



For the preparation of vertical 2-D material hetero-structures, chemical vapor deposition (CVD) can be a ready access for this purpose. However, for the preparation of different 2-D materials for hetero-structure establishment, different precursors have to be adopted. Growth optimization is required for each 2-D material. The more complicated growth procedures are disadvantageous for the establishment of multiple 2-D material hetero-structures. Therefore, if a standard growth procedure can be applied to different 2-D material growth, the establishment of 2-D material hetero-structures would become much easier and promising for practical applications. In another previous publication, it has been demonstrated that both scalable WS₂ and MoS₂ films with good layer number controllability can be prepared by sulfurizing pre-deposited W and Mo films show in Figure 1-7 [27]. With the same sulfurization procedure, scalable WS₂/MoS₂ hetero-structures can be prepared. Compared with MoS₂ transistors, the enhanced field-effect mobility values of the WS₂/MoS₂ hetero-structure transistor have demonstrated that improved device performances can be obtained with well-designed 2-D material hetero-structures. The results have also demonstrated by stacking different 2-D materials, the performances of devices based on these hetero-structures may exceed those with individual 2-D materials. The complexity in wafer structures such as 2-D material hetero-structures will bring additional advantage over the construction of the device architecture. In another publication, it has also been proposed that there are two growth mechanisms

involved in the sulfurization of pre-deposited MoO_3 films, which are (a) planar TMDs growth and (b) Mo oxide segregation occurred during the sulfurization procedure show in Figure 1-8 [28]. The balance between the planar MoS_2 growth and the Mo oxide segregation is an important issue to obtain a uniform 2-D material films by using this approach.






Figure 1-7 The cross-sectional HRTEM image (left) and the HAADF mappings (middle) of Mo and W elements of the MoS₂/WS₂ hetero-structure sample. The I_D - V_{GS} curves of MoS₂ and WS₂/MoS₂ hetero-structure transistors operated at $V_{DS} = 10$ V [27].






Figure 1-8 The growth mechanisms of the sulfurization of pre-deposited MoO₃ films [28].



Besides the growth of TMDs hetero-structures, it has been proposed in one publication that MoS₂ can be grown on graphene/Cu via CVD methods [29]. However, only small MoS₂ flakes were observed due to the un-avoidable chemical reactions between the precursors and the metal substrates. For this purpose, we have demonstrated that by using CVD, graphene films can be grown directly on sapphire substrates [30]. Compared with the graphene films grown on copper foils, inferior crystallinity is observed for the graphene films grown directly on sapphire substrates. However, since sapphire is an inert substrate, it is possible to do following 2-D material growth directly on the graphene/sapphire samples. Therefore, it has been demonstrated that layer-number-controllable MoS₂ films can be grown on the graphene surfaces by sulfurizing the pre-deposited Mo films by using a RF sputtering system. Although the Ar plasma adopted during the sputtering deposition procedure may bring potential damage to the underlying graphene films, this method does provide a ready access to establish epitaxially grown 2-D material hetero-structures with different lattice structures and chemical compositions.

(a)



(b)




Figure 1-9 (a) A schematic diagram showing the mechanisms of graphene grown directly on sapphire substrates and (b) the cross-sectional high-resolution transmission electron microscope (HRTEM) images of MoS₂/graphene hetero-structures with different MoS₂ layer numbers [30].

1.3 Outline of the thesis




In this thesis, we have demonstrated that by sulfurizing pre-deposited Mo or MoO₃ films through different approaches, wader-scale and uniform MoS₂ with good layer number controllability can be obtained on different substrate surfaces. Since top-gate transistor is the most common adopted device architecture in semiconductor industry, the stacked structures of 2-D materials with dielectric layers is the first research topic in this thesis. Since in theory, there is no dangling bonds on 2-D material surfaces. It is difficult to achieve uniform precursor distribution on 2-D material surfaces by using the atomic layer deposition technique (ALD) commonly adopted for uniform oxide growth. With an additional precursor soaking, we have demonstrated that a thin Al₂O₃ dielectric layer can be well grown on monolayer MoS₂ by using ALD. We have demonstrated that thin Al₂O₃ layers can be grown on MoS₂ surfaces without influencing their optical characteristics. Low leakage is also observed for the top-gate MoS₂ transistor with the thin Al₂O₃ layer as the gate dielectric. With the 5 nm thin separation layer between mono-layer 2-D materials, luminescence enhancement is observed by stacking the same 2-D materials (MoS₂ with MoS₂). Dual color emission can be observed by stacking different 2-D materials (MoS₂ with WS₂). We have demonstrated that with careful treatment of the

interfaces of 2-D crystals with other materials, different stacked structures can be established.




Although dielectric layers can be grown directly on 2-D material surfaces, the oxide/2-D material interface may still influence the device performances considering the thin body of 2-D material channels. In this case, it is possible to use a less conductive 2-D material as the passivation layer to the conductive 2-D material channel. It is also important to develop a non-destructive growth procedure of the 2-D material passivation to the under 2-D material channel. In the second topic of this thesis, we have demonstrated that by using the thermal evaporator, bilayer MoS₂ can be grown on graphene surfaces without damage to the underlying graphene channel. The significant field-effect mobility value enhancement suggests that the MoS₂ layer can be a passivation layer on the graphene channel. Similar field-effect mobility values obtained for the device with a monolayer MoS₂ passivation layer suggest that 2-D material channel and passivation layers can be achieved in a few atomic layers. The results have demonstrated that a less conductive 2-D material can act as an efficient passivation layer for conductive 2-D material channels when to-gate device architecture is adopted. Beside 2-D material passivation layers, an alternate approach to avoid the influence of dielectric layers to the 2-D material channels is the adoption of in-plane gates. By using the same MoS₂/graphene hetero-structure and e-beam lithography, we have fabricated and characterized in-plane



gate transistors. In-plane gate transistors with a 300 nm gate-channel separation were fabricated on the MoS₂/graphene film using the e-beam lithography. We utilized atomic layer etching (ALE) to remove the MoS₂ beneath the source/drain electrodes. In this way, the electrode metal would contact the graphene channel directly. The MoS₂ passivation can effectively isolate the graphene channel from the environment. A field-effect mobility of the device similar to that from Hall measurements indicates that the device performance is well maintained using in-plane gates.

Besides the transistor application, the 2-D material layers may also act as charge storage layers to memory devices. The key issue would be the creation of isolated charge storage layers on the channel layer. For this purpose, epitaxially grown bilayer MoS₂ is grown on monolayer graphene by sulfurizing MoO₃ films deposited by using thermal evaporation. The similar Hall mobility values of the monolayer graphene obtained before and after the MoS₂ growth indicate that there is no additional to the underlying 2-D material layer during the deposition/sulfurization procedure. By using the atomic-layer etching (ALE) technique, the topmost mono-layer MoS₂ layer is isolated from the source/drain electrodes. With the isolated mono-layer MoS₂ on top of the graphene channel, a hysteresis loop is observed for the top-gate graphene transistor. The long retention time for the “0” and “1” states of the device suggests an effective electron storage in the isolated MoS₂ layer. The van der Waals interface between MoS₂ and



graphene will prevent charge transfer when no external electrical fields are applied to the charge storage layer. The 1T0C memory module fabricated by using thin 2-D material layers can be advantageous for the application of dynamic random access memories (DRAMs) with reduced line widths.

To further simplify the fabrication procedure of 2-D material memories, it is possible to further expand the concept of isolated charge storage layers from MoS₂/graphene hetero-structures to multi-layer 2-D materials. For this purpose, tri-layer MoS₂ is fabricated into top-gate transistors with zero, one and two isolated MoS₂ layers on top of the three, two and one layers of MoS₂ channels by using the ALE technique before the source/drain formation. Long retention times and increasing current ratios between “1” and “0” states with increasing isolated MoS₂ layer numbers have revealed the potential of 2-D materials for memory device applications. Due to the van der Waals attachment instead of chemical bonds between MoS₂ layers, a long retention time of electrons stored at the isolated MoS₂ layers are observed for the devices. The results have confirmed that the isolated 2-D material layers can act as the charge storage layers for memory device application.

Chapter 2 Growth Approaches and Characterizations of 2-D Materials




In this chapter, we will introduce the growth approaches, the film transferring procedure and characterization systems for 2-D materials discussed in this thesis.

2.1 The Preparations of 2-D Materials


The graphene files adopted in this thesis is grown directly on sapphire substrates by using a chemical vapor deposition system (CVD). The CVD system is shown in Figure 2-1. Sapphire substrates have very high melting point up to 2072 °C and is chemically stable at high temperatures, which makes it suitable for 2-D material growth at high temperatures. Its flat surface is also advantageous for possible adatom migration during the van der Waals epitaxy of 2-D materials. For the growth of graphene, the Ar, H₂ and C₂H₆ mixture gas is introduced into the CVD system. By controlling the gas ratio of C₂H₆/H₂ as well as the injecting Ar gas, the temperature is then raised to 1050 °C and stay for 30 mins for graphene growth. By using this method, we can achieve wafer-size and high-quality graphene films for device applications [31].



Figure 2-1 The graphene CVD system.



For the preparation of transition metal dichalcogenides (TMDs) samples discussed in this thesis, a two-step procedure of transition metal oxide deposition followed by the sulfurization procedure is adopted. There are three approaches for the deposition of transition metal oxide depositions. The first one is the sulfurization of pre-deposited Mo and W films by using a radio-frequency (RF) sputtering system. The sputtering system is shown in Figure 2-2 (a). The purities of the Mo and W targets are 99.99 % and are supplied by the company Summit-Tech at Taiwan. During the metal deposition procedure, the sputtering power is kept at 30 W, and the background pressure is kept at 5×10^{-3} torr with 30 sccm Ar gas flow. The sputtering times are 15 and 30 sec. for the growth of mono-layer MoS₂ and WS₂, respectively. After the metal deposition, the samples are moved out of the chamber and oxidized naturally in the atmospheric condition. The second approach is the deposition of MoO₃ films by using a thermal evaporator. The thermal evaporation system is shown in Figure 2-2 (b). With the graphene/sapphire sample as the new substrate, 1.0 nm thick molybdenum trioxide (MoO₃) was deposited on the graphene/sapphire substrate using the thermal evaporation. The deposition rate is kept at 0.1 nm/ sec. with the MoO₃ deposition thickness 1 nm for bi-layer MoS₂ and 0.5 nm for mono-layer MoS₂ growth. The third approach for MoO₃ growth is by using an atomic layer deposition system (ALD). The ALD system is shown in Figure 2-2 (c). For the deposition of the MoO₃ films, two precursors molybdenum hexacarbonyl (Mo(Co)₆) and ozone (O₃) are



adopted to deposit the MoO₃ film on sapphire substrates. The growth temperature is kept at 180 °C. 15 growth cycles are adopted for the deposition of the MoO₃ film ~ 1 nm. Compared with the approach by using the RF sputtering, the major advantage of the MoO₃ deposition by using the thermal evaporator is that a minimum damage to underlying 2-D materials can be achieved without the introduction of plasma during the deposition procedure.

After metal deposition, a similar sulfurization procedure is adopted for TMDs growth. The sulfurization system is shown in Figure 2-2 (d). The samples are placed in the center of a furnace for sulfurization. Before sulfurization, the tube is pumped down to 5×10^{-3} torr to evacuate gas molecules such as oxygen from the environment. During the sulfurization procedure, 160 sccm Ar gas is used as the carrier gas, while the furnace pressure is kept at 0.7 torr. The growth temperature for the samples is kept at 800 °C with the S powder placed upstream of the gas flow. During the sulfurization procedure, the samples are kept at 800 °C for 20 mins. The evaporation temperature for the S powder is kept at 160 °C. Samples with 1.5 g of S powder are prepared. After the sulfurization procedure, the transition metal oxide films will transformed into wafer-scale TMDs films.





Figure 2-2 (a) The RF sputtering system for Mo and W film depositions, (b) the thermal evaporation system and (c) the ALD system for deposition for the MoO₃. (d) The MoS₂ and WS₂ CVD system.


2.2 The Transferring Procedures of Grown 2-D Materials



Although epitaxially grown 2-D materials on semiconductor substrates are discussed in this thesis, it is still required to transfer the grown 2-D material films to other substrates for material characterizations and different device applications. For this purpose, we have adopted two different approaches in this thesis for 2-D material film transferring.

2.2.1 PDMS Stamp Transferring

The first transferring procedure is the polydimethylsiloxane (PDMS) stamp transferring. The detailed transferring procedure is shown below. After stamping the as-grown 2-D material/sapphire sample to PDMS substrates, we can de-attach the 2-D material from the sapphire substrates with the assist of DI water. The water has the tendency to penetrate into the interface between the 2-D material film and the sapphire substrate due to different surface energies, which will help the de-attachment of the 2-D material films from sapphire substrates [32]. After that, the PDMS/2-D material film is attached to other substrates such as the SiO_2/Si substrate. In the case of MoS_2 , because it is more adhesive to SiO_2 than PDMS, we can just lift the PDMS film and leave the MoS_2 films on SiO_2 surfaces for device fabrication. As we have discussed in one our previous publication, the van der Waals forces of MoS_2 with different materials are different [33].



In this case, we may de-attach the MoS₂ films from the sapphire substrates as long as the supporting template substrate is more adhesive to MoS₂ than MoS₂ to the sapphire substrate. In this case, there is no need to etch off the underneath substrate for film transferring as the case of MoS₂ grown on SiO₂ surfaces. The successful MoS₂ transferring to SiO₂/Si substrates indicates that MoS₂ is more adhesive to PDMS than the sapphire substrates. On the other hand, MoS₂ is more adhesive to SiO₂ than PDMS.




Figure 2-3 Schematic of the dry transfer process of 2-D material using PDMS as a transfer film.

2.2.2 PMMA Assisted Transferring



Compared with the PDMS stamp transferring, the PMMA assisted transferring technique is a more common transferring technique in the 2-D material research community. The transferring procedure is shown in Figure 2-5. We coat PMMA A4 on the 2-D material films as a supporting template by using a spin coating system. There are two steps of rotation speeds. The spin speed for step one is 500 rpm for 10 s and step two is 800 rpm for 10 s. After the spin coating, we put the sample on a hot plate at 120 °C and bake for 5 mins to curd the PMMA film. Then we lift up the film from one corner of the sample by using a blade and sink the sample into 1 M KOH solution. After this procedure, the PMMA/2-D material film and the sapphire substrate will separate. After that, we transfer the PMMA/2-D material film to a beaker filled with DI water for rinsing. The cleaning procedure would repeat at least three times. After that, we scoop up the PMMA/2-D material film by using a giving substrate (i.e. SiO₂/Si substrates). Then, the sample is put on a hot plate to remove the residue water at 100 °C. Then, we will coat a thicker PMMA to ensure that the 2-D material film adheres better to the substrate. We will leave the sample dry for few hours and then put the sample into Acetone for 1 hour to remove the PMMA layer on 2-D materials. After the transferring procedure, the grown 2-D material films can be transferred to different substrates.




Figure 2-4 Schematic of the wet transfer process of 2-D material using PMMA as a transfer film.

2.2 The Raman and Photoluminescence Measurement System

Raman and photoluminescence (PL) measurements are two important non-destructive techniques to provide the initial characterizations to the grown 2-D material films. We will introduce these two characterization techniques for 2-D materials in this section.

2.2.1 The Raman spectrum of 2-D materials

The Raman measurement is widely used for 2-D material researches in recent year. The advantages of Raman measurement are non-destructive, simple, and capable of measuring signals in solid, liquid or gas samples. In this thesis, the Raman measurement for the 2-D material samples discussed in this thesis is performed on a HORIBA JobinYvon HR800UV system, which is shown in Figure 2-5. The external laser path setting and optical microscope of the system are shown in Figure 2-6. The light sources equipped in this system are 488 nm, 532 nm and 632.8 nm lasers. We use 488 nm and 532 nm as our main light sources for Raman measurements of 2-D materials.




Figure 2-5 The HORIBA Jobin Yvon HR800UV Raman system.





Figure 2-6 The external optical light path setting for HORIBA JobinYvon HR800UV system.



For graphene, since the carbon-carbon bondings are sp^2 bonds, the irradiated light will resonate with π electron. Several characteristic Raman peaks will be observed on the Raman spectra of graphene. The Raman spectra of a mono-layer graphene is shown in Figure. 2-7. As shown in the figure, three characteristic Raman peaks located at $\sim 1350\text{ cm}^{-1}$ (D peak), $\sim 1580\text{ cm}^{-1}$ (G peak) and $\sim 2700\text{ cm}^{-1}$ (2D peak) are usually observed for the grown graphene films [34]. Since the D peak corresponds to the inelastic scattering of photons in the graphene crystal, the intensity of the D peak usually correlated with the defect density of the grown graphene film. On the other hand, the 2D peak intensity is related to the layer numbers of the grown films. For a mono-layer graphene with low a defect density, depending on the laser wavelengths, the peak ratio between 2D and G peaks would usually larger than 2. Therefore, the Raman spectrum of graphene will usually provide a first sight on the crystallinity and layer numbers of the grown graphene films.





Figure 2-7 The Raman spectra of a mono-layer graphene.



The Raman spectra of a mono-layer MoS₂ is shown in Figure 2-8 (a). As shown in the figure, two characteristics Raman peaks E_{2g}^1 and A_{1g} are observed in the Raman spectra. The E_{2g}^1 peak is of the lateral vibration mode, which is located at $\sim 384\text{ cm}^{-1}$. With increasing MoS₂ layer numbers, the peak will undergo red shift and the peak intensity will also increase in Figure 2-8 (b) [35]. When the MoS₂ layer number reaches a certain value, the peak intensity will start to decrease. The A_{1g} peak is of the vertical vibration mode, which is located at $\sim 402\text{ cm}^{-1}$. With increasing MoS₂ layer numbers, the peak will undergo blue. The evolution of A_{1g} peak intensities is similar to E_{2g}^1 . The full width at the half maximum (FWHM) of the E_{2g}^1 peak can also provide a qualitative investigation over the crystallinity of the grown MoS₂ film. Although we can obtain a qualitative investigation over the MoS₂ layer numbers through the Raman peak difference Δk , it is difficult to obtain the exact MoS₂ layer numbers directly through their Raman spectra. Nevertheless, the Raman measurement still provide the first glance on the layer numbers and crystallinity of the grown MoS₂.





Figure 2-8 (a) Raman spectra of thin and bulk MoS₂ films. (b) Frequencies of E_{2g}¹ and A_{1g} Raman difference of layer thickness [35].



Similar to MoS₂, characteristic Raman peaks can also be observed for WS₂ films for qualitative investigation. The Raman spectra of a mono-layer WS₂ is shown in Figure 2-9 [36]. As shown in the figure, two characteristics Raman peaks E_{2g}^1 and A_{1g} are observed in the Raman spectra. Similar to MoS₂, the E_{2g}^1 peak is of the lateral vibration mode, which is located at $\sim 356\text{ cm}^{-1}$. With increasing WS₂ layer numbers, the peak will undergo red shift and the peak intensity will also increase in Figure. The A_{1g} peak is of the vertical vibration mode, which is located at $\sim 417\text{ cm}^{-1}$. Although in principle, The Raman measurement of WS₂ may also provide a qualitative insight of the grown WS₂ films. However, due to the much larger Raman peak difference value and its small variation with increasing layer numbers, it is difficult to acquire the information of layer numbers of the grown WS₂ films directly from the Raman spectrum. The direct observation by using the cross-sectional high-resolution transmission electron microscope (HRTEM) will be a better approach to tell the actual layer numbers of the grown WS₂ samples.





Figure 2-9 Raman spectra of thin and bulk WS₂ films and frequencies of E_{2g}¹ and A_{1g}

Raman difference of layer thickness [36].

2.2.2 The Photoluminescence spectrum of 2-D materials



The PL measurement is a very useful and non-destructive technique for semiconductor inspection. We can know the band gap of material, impurity type, and activation energy from the PL spectrum. The PL spectra of a mono-layer MoS₂ is shown in Figure. 2-10 [37]. Since mono-layer MoS₂ is of direct bandgap material, strong luminescence is observed for the sample. The two PL peaks 627 and 667 nm observed in the figure is attributed to the spin-orbit coupling induced valence band splitting at the K point of the MoS₂ band structure. With increasing layer numbers, MoS₂ will gradually transform from direct-bandgap to indirect-bandgap material. In this case, the PL peak intensity of multi-layer MoS₂ will gradually decrease. No significant luminescence peak will be observed for bulk MoS₂.

The PL spectra of a mono-layer WS₂ is shown in Figure. 2-11 [38]. The PL spectra display an indirect to direct bandgap from multilayer WS₂ to monolayer WS₂. With the decreasing of thickness, the intensity of PL peaks gradually increases. The PL intensity is extremely weak for multi-layer WS₂, consistent with an indirect bandgap semiconductor. The peak blue shift to shorter wavelength with decreasing WS₂ layer numbers indicates an increase in the bandgap value of the 2-D material films. The PL peak energy would reach its maximum for monolayer WS₂, which is about 2.0 eV.




Figure 2-10 Photoluminescence spectra of MoS₂ with different thickness [37].




Figure 2-11 Photoluminescence spectra of WS₂ with different thickness [38].



2.3 Device Fabrications Systems


The systems adopted for device fabrication in this thesis will be introduced in this section.

2.3.1 The atomic layer deposition system (ALD)

A lot of techniques such as sputtering, pulsed laser deposition (PLD), chemical vapor deposition (CVD), and atomic layer deposition (ALD) have been applied to the deposition of dielectric layers [39]. Due to the thin body nature of 2-D materials, we need for thin film deposition techniques with excellent conformality and atomic thickness control becomes important. Compared to other deposition techniques, ALD has near-perfect conformality on structures with high aspect ratios with precise thickness control [40]. Therefore, the favorable technique for the oxide deposition of nanoscale devices is ALD.

One of the advantages of ALD technology over other thin film deposition methods is its "self-limiting" nature. Self-limiting means that once a monolayer molecule reacts and bonds to the material surface, it is unlikely that any other reactant molecule will bond to the molecule that makes up the monolayer of the surface, and eventually only one layer of the reactant [41]. Owing to its self-limiting growth characteristics, ALD has many advantages including precise composition and thickness control, large area uniformity,

excellent conformality, and good reproducibility. Figure 2-12 shows the ALD cycle, a four-step for ALD cycle include:



- Step 1: The precursor (i.e. precursor A) enters the chamber through a carrier gas to chemically react with the substrate and then produce by-products.
- Step 2: The excess precursor and by-products are purged from the chamber by the vacuum pump and N₂ carrier gas.
- Step 3: After both the precursor and the by-products are purged from the chamber, the reactant (i.e. precursor B) is sprayed into the chamber to react with the precursor and then produce by-products.
- Step 4: After the reaction is completed, the excess reactants and by-products are purged from the chamber by a vacuum pump to complete an ALD cycle.




Figure 2-12 Schematic diagram of ALD cycle [42].





Figure 2-13 Schematic diagram of ALD process window [43].




The activation energy is required to remove the ligand of the adsorbed molecule by interaction with the reactant molecules during ALD process. The activation energy is provided from the applied heat substrate. Therefore, the deposition temperature in the ALD process is a key parameter for self-limiting growth. The growth rate is usually kept constant while the ALD process is carried out over a range of temperatures to provide sufficient energy for the reaction. This temperature range is so-called the “ALD process window” as shown in Figure 2-13.



At the lower temperatures, the growth rate generally decreases with decreasing temperature due to insufficient thermal energy of the reaction. However, due to the condensation of the precursors, the opposite trend may sometimes be observed. At the higher temperatures, the first chemical reactant can decompose on the surface before it reacts with the second reactant. In this case, the growth rate will be higher than expected from the ALD process. However, if the first precursor is stable, it can still desorb from the surface before it has a chance to react with the second reactant.

In the ALD process for Al_2O_3 , (1) The TMA pulse is injected into the chamber and reacts to the substrate surface. (2) After the adsorption of precursor on the surface, the excess precursor is removed by purging the chamber. (3) The H_2O is pulse injected into the chamber and reacts with TMA to form the Al_2O_3 . (4) Excess H_2O is cleaned by

purging the chamber. After the above 4-step cycle is done, a new cycle begins until the desired thickness is reached. The overall reaction equation is as follows.



In the ALD process for MoO_3 , (1) The $\text{Mo}(\text{CO})_6$ pulse is injected into the chamber and reacts to the substrate surface. (2) After the adsorption of precursor on the surface, the excess precursor is removed by purging the chamber. (3) The O_3 pulse is injected into the chamber and reacts with $\text{Mo}(\text{CO})_6$ to form the MoO_3 . (4) Excess O_3 is cleaned by purging the chamber. After the above 4-step cycle is done, a new cycle begins until the desired thickness is reached. The overall reaction equation is as follows [44].



The ALD system used in this thesis is a customized thermal ALD system manufactured by SYSKEY technology. The system is composed of a chamber, vacuum pump system and precursor module. The chamber substrate is a heater that can heat up to 300 °C. A mechanical pump pumps down the chamber to 1×10^{-2} torr. The precursor module consists of two precursor tanks and two high-speed pulse valves controlling the injection of precursors. The temperature of the precursor tank for TMA is controlled by a circulation refrigerator system. N_2 is the carrier gas used during the ALD process.

2.3.2 The electron-beam lithography system (EBL)



In order to examine our fabricated devices, we utilize scanning electron microscope (SEM) to confirm the sizes of the devices. Compared with the conventional optical microscopes, SEM can observe a structure down to nanometer and offer higher resolution images because the wavelength of electron beam is much shorter than visible light. Moreover, we can use SEM to check the size of the device structure, which is not possible with optical microscopes. Besides inspection over the fabricated devices, we also use the SEM system equipped with a pattern generator for device fabrication in the nanometer regime. As shown in Figure 2-14, the SEM system is Inspect F from FEI Company, which is equipped with a pattern generator system and can be used for electron beam lithography in the nanometer regime. With a high voltage range from 1 keV to 30 keV, the scattering electron will be detected and the intensity of the secondary electrons varies depending on the angle of the incident electrons onto the sample. According to the signal intensity, the roughness of the surface will be expressed. For the fabrication process, SEM play an important role in examining the devices in each processing steps. More importantly, the fabrication of nanoscale devices relies on the precision of SEM system. In this thesis, we use this system for the fabrication of in-plane gate transistors.





Figure 2-14 FEI inspect F scanning electron microscope (SEM) system with a pattern generator system for electron beam lithography.

2.3.3 The atom layer etching (ALE) of 2-D materials



In our previous publications, we have demonstrated that by using a low-power oxygen plasma to oxidize multi-layer TMDs, the topmost fully oxidized TMDs layer will detach from the underlying TMDs layers due to the weakened adhesion in between [33]. In this case, atomic layer etching of TMDs can be achieved by using this technique. It is also possible to tell the actual layer numbers of the grown TMDs by repeating the same ALE procedures. The oxygen plasma etching system used in this thesis is shown in Figure 2-15 The ALE system. The system is a dry etching system that uses Transformer Coupled Plasma (TCP). It generates plasma by using the electromagnetic field that generated by electromagnetic induction. For a single ALE procedure, the oxygen plasma power was kept at 20 W in the etching chamber. The background pressure was maintained at 0.4 Torr with a 30 sccm oxygen gas flow during the removal process. The treatment time is 10 sec. After the oxidization, the sample was dipped in deionized water for 10 s to detach the topmost oxidized MoS₂ layer. Through repeating the same procedure, layer-by-layer TMDs etchings can be achieved by using this system [33]. Besides ALEs, the oxygen plasma system is also used for the channel definition of the 2-D material transistors.





Figure 2-15 The ALE system

Chapter 3 Stacked Structures of 2-D Materials for Transistor Applications



3.1 Luminescence Enhancement and Dual-Color Emission of Stacked Mono-layer 2-D Materials

Different TMDs have been investigated for over ten years. They are MoS₂, WS₂ and WSe₂. Among of them, MoS₂ is the most studied material due to its easy formation by using different growth techniques and the possibility of material stacking either of homo- or hetero-structures [27,45]. However, since only a few atomic layers of 2-D materials are usually adopted for investigation, the influence of the environment and the interface issues play an important role in the application of these materials. For electronic device application such as top-gate MoS₂ transistors, the oxide/ MoS₂ interface will significantly influence the device performances, which will result in low drain currents and low mobility values for the device. It is also difficult to form Ohmic contact between the metal/MoS₂ interface such that high contact resistance is another issue for 2-D devices. The results have demonstrated that the interfaces with other materials will significantly influence the characteristics of 2-D materials. The mono-layer TMDs are of direct bandgap, their applications not only optical devices but also widely investigated in electronic devices. However, since multi-layer TMDs or their hetero-structures stacking



are usually of indirect bandgap materials, most of the optical devices. The optical devices only exist single-color emission/detection in literature. The Multi-color emission or enhanced luminescence intensities can not be achieved by stacking these materials layer by layer. In this chapter, we have demonstrated that by using ALD deposit a 10 nm Al_2O_3 dielectric layer with an additional precursor soaking time, two mono-layer MoS_2 layers can be well separated by the thin dielectric layer. Similar optical characteristics of the monolayer MoS_2 film before and after the ALD growth indicates that minor damages are introduced to the thin 2-D material film during the growth procedure. With the thin separation layer between mono-layer 2-D materials, luminescence enhancement is observed by transferring a mono-layer MoS_2 film to a 5 nm Al_2O_3 /mono-layer MoS_2 sample. Dual color emission can be observed by transferring mono-layer WS_2 to the other Al_2O_3 / MoS_2 sample. With careful treatment on the interfaces of 2-D crystals with other materials, different stacked structures can be established, which will be advantageous for further device applications of 2-D materials.

3.1.1 The deposition of thin dielectric layers on MoS_2 surfaces

To investigate the growth of dielectric layers on 2-D material surfaces, one sample with sequentially grown mono-layer MoS_2 /5 nm Al_2O_3 /mono-layer MoS_2 /10 nm Al_2O_3 on a sapphire substrate is prepared. The cross-sectional HRTEM image of the sample is



shown in Figure 3-1. While the first MoS₂ layer is well grown on the first 10 nm Al₂O₃ layer, incomplete second MoS₂ layer is observed in the figure. The magnified HRTEM image is shown as an inset in Figure 3-1. It is clearly seen from the figure that although part of the second MoS₂ layer is still separated from the first MoS₂ layer, the rest of the second MoS₂ layer is actually grown directly on the first MoS₂ layer. The partial desorption of the 5 nm Al₂O₃ layer during the 800 °C sulfurization procedure of the second MoS₂ layer may be the main reason responsible for this phenomenon. The weak adhesion between the Al₂O₃ and MoS₂ interface is attributed to the lack of dangling bonds on MoS₂ surfaces such that non-uniform precursor distributions and the lack of nucleation sites would lead to an inferior Al₂O₃ layer growth by using ALD.

To solve this problem, the other sample with thicker Al₂O₃ separation layer (10 nm) and an additional 30 s stay time after the TMA pulse during ALD growth is prepared. The cross-sectional HRTEM image of the sample is shown in Figure 3-2 (a). As shown in the figure, the two MoS₂ layers are well separated from each other. The corresponding high-angle annular dark-field scanning (HAADF) image showing the distinct sulfur distributions (Figure 3-2 (b)) also confirms this point.




Figure 3-1 The cross-sectional HRTEM image of the sample with sequentially grown mono-layer MoS₂/5 nm Al₂O₃/mono-layer MoS₂/10 nm Al₂O₃ on a sapphire substrate.





Figure 3-2 The cross-sectional HRTEM image and (b) The corresponding HAADF image showing the sulfur (S) distributions of the sample with sequentially grown mono-layer MoS₂/10 nm Al₂O₃/mono-layer MoS₂/10 nm Al₂O₃ on a sapphire substrate.

3.1.2 Luminescence enhancement of stacked mono-layer MoS₂

Since TMDs usually exhibits an evolution of direct bandgap to indirect bandgap with increasing layer numbers, it is impossible to enhance their luminescence intensities simply by increasing their film thicknesses. Therefore, one possible application of such a thin dielectric layer is to separate two mono-layer 2-D material layers for luminescence enhancement. To achieve this goal, a 5 nm Al₂O₃ separation layer is grown on mono-layer MoS₂ surfaces following similar ALD growth procedures discussed above. The Raman spectra of the mono-layer MoS₂ sample before and after the 5 nm Al₂O₃ separation layer growth are shown in Figure 3-3 (a). As shown in the figure, similar Raman spectrum with characteristic Raman peaks E_{2g}¹ and A_{1g} of MoS₂ are observed before and after the oxide growth. The results demonstrate that the oxide growth did not bring major damage to the thin 2-D material film. The same phenomenon also results in similar photoluminescence (PL) intensities before and after the oxide growth (Fig. 3-3 (b)). On the other hand, Δk difference from 19.3 to 18.3 cm⁻¹ and PL peak position shift from 665 to 671 nm are still observed after the Al₂O₃ growth. One possible mechanism responsible for the decreasing Δk value may be the n-doping of the Al₂O₃ layer to the mono-layer MoS₂ such that the red shift of the A_{1g} peak would results in a decreasing Δk value [46]. The same phenomenon also results in the broadening of the A_{1g} Raman peak after the Al₂O₃ growth as shown in Figure 3-3 (b). As for the PL peak shift, it is possible that the growth of the



thin Al₂O₃ separation layer would induce tensile strain to the MoS₂ film, which would result in the PL peak red shift [47]. Further investigations are still required in the future to clarify these points. The PL spectra of the sample with and without the other mono-layer MoS₂ transferred to the Al₂O₃ surface is shown in Figure 3-3 (c). Two times PL intensity enhancement is observed for the sample, which demonstrates that the thin oxide layer can effectively separate the same mono-layer 2-D materials for intense luminescence.




Figure 3-3 (a) The Raman and (b) the PL spectra of the mono-layer MoS_2 sample before and after the 5 nm Al_2O_3 separation layer growth. (c) The PL spectra of the sample with and without the other mono-layer MoS_2 transferred to the Al_2O_3 surface.

3.1.3 Dual-color emission of stacked mono-layer MoS₂ and WS₂

Following the similar procedure, different 2-D materials may also be stacked for multi-color emission. To prevent the absorption to the MoS₂ luminescence, the bandgap value of the upper 2-D material should be larger than MoS₂. Since the bandgap value of mono-layer WS₂ (1.98 eV) is larger than MoS₂ (1.89 eV), therefore, multi-color emission may be achieved by stacking WS₂ with MoS₂ with the thin separation layer. For this purpose, WS₂ films are transferred to a 5 nm Al₂O₃/mono-layer MoS₂ sample. The Raman spectrum of the sample is shown in Figure 3-4 (a). Characteristic Raman peaks corresponding to MoS₂ and WS₂, respectively, are observed in the figure. The PL spectrum of the sample is shown in Figure 3-4 (b). The PL spectra of the sample before film transferring and standalone WS₂ are also shown in the figure for comparison. Since WS₂/MoS₂ is of type-II band alignment, direct attachment of WS₂ with MoS₂ will weaken the PL intensities of the two materials [27]. With a 5 nm Al₂O₃ inserted in between, dual-color emission from both mono-layer MoS₂ and WS₂ can be observed. No luminescence decreasing is observed for the sample.




Figure 3-4 (a) The Raman and (b) the PL spectrum of the sample with mono-layer WS₂ transferred to a 5 nm Al₂O₃/mono-layer MoS₂ substrate. The PL spectra of the sample before the WS₂ transferring and the standalone WS₂ are also shown in (b)

3.1.4 Conclusion

In conclusion, we have demonstrated that thin Al_2O_3 layers can be grown on MoS_2 surfaces without influence its optical characteristics. Low leakage is also observed for the top-gate MoS_2 transistor with the thin Al_2O_3 layer as the gate dielectric. With the thin separation layer between mono-layer 2-D materials, luminescence enhancement is observed by stacking the same 2-D materials (MoS_2 with MoS_2). Dual color emission can be observed by stacking different 2-D materials (MoS_2 with WS_2). We have demonstrated that with careful treatment on the interfaces of 2-D crystals with other materials, difference stacked structures can be established. The stacking of 2-D materials with other materials will bring wide applications of 2-D materials in practical devices.



3.2 Top-gate Graphene Transistors with MoS₂ Passivation




Layers

The most possible application of 2-D materials is in electronic devices. With the thin channels down to a few atomic layers, the influence of the dielectric layers is un-avoidable when top-gate device architecture is adopted. In this chapter, we have demonstrated that by using the thermal evaporator, bi-layer MoS₂ can be grown on graphene surfaces without introducing additional damages to the graphene channel. The significant field-effect mobility value enhancement suggest that the MoS₂ layer can act as an efficient passivation layer to the graphene channel. Similar field-effect mobility values obtained for the device with a mono-layer MoS₂ passivation layer suggest that 2-D material channel and passivation layers can be achieved in a few atomic layers, which will be advantageous for electronic devices with reduced line widths.

3.2.1 MoS₂ growth on graphene surfaces using the RF sputtering

In one previous publication, we have demonstrated that scalable graphene films can be grown directly on sapphire substrates without the assistance of metal templates [48]. Layer-number-controllable MoS₂ films can also be grown on the graphene surfaces by sulfurizing the pre-deposited Mo films prepared by the RF sputtering [30]. However,



damages to the underlying graphene films may be introduced due to the Ar plasma adopted by the RF sputtering system. To demonstrate this point, a sample with a graphene film grown directly on a sapphire substrate is prepared. By using the graphene/sapphire sample as the new substrate, a bi-layer MoS₂ film is grown on the graphene surface through the sulfurization of the pre-deposited Mo film prepared by the RF sputtering.

The Raman spectra of the graphene films before and after the MoS₂ growth are shown in figure 3-5. As shown in the figure, the D/G peak ratios increase from 0.3 to 1.0 after the sputtering growth MoS₂. The increasing D/G peak ratio suggests that additional defects are introduced to the graphene channel after the MoS₂ growth procedure [49]. The Hall mobility values of the graphene films would therefore, reduce from 274 to 30 cm²/V·s. In this case, although the grown MoS₂ film may separate the graphene channel to the top dielectric layer, the defects introduced during the MoS₂ growth procedure would degrade the device performances.




Figure 3-5 The Raman spectra of the graphene films before and after the MoS₂ growth by using the RF sputtering.

3.2.2 Non-destructive MoS₂ growth on graphene surfaces and the passivated top-gate graphene transistor



To prevent the damage to the graphene films, the thermal evaporation is adopted for the MoO₃ deposition. The cross-sectional HRTEM image of sample after the MoS₂ growth prepared by using the thermal evaporator is shown in Figure 3-6 (a). Bi-layer MoS₂ is observed on mono-layer graphene for this sample, which demonstrates that besides the RF sputtering of Mo films, large-area MoS₂ film can also be prepared through the sulfurization of the MoO₃ films deposited by using the thermal evaporator. The Raman spectrum of the sample showing the characteristic Raman peaks of graphene is shown in Figure 3-6 (b). As shown in the figure, similar D/G peak ratio ~ 0.3 with the as-grown graphene film is observed for this sample. Similar Hall mobility value 280 cm²/V·s with the as-grown graphene sample is also observed for the bi-layer MoS₂/graphene sample. With the similar D/G peak ratios and Hall mobility values before and after the MoS₂ growth, the results reveal that compared with RF sputtering, limited defects are introduced during the MoS₂ growth procedure. The MoS₂ films prepared by using the thermal evaporator may act as a passivation layer to the graphene channel.






Figure 3-6 (a) The cross-sectional HRTEM image and (b) the Raman spectrum of the sample showing the characteristic Raman peaks of graphene of sample after the MoS₂ growth prepared by using the thermal evaporator. The Raman spectrum of the as-grown graphene film is also shown in (b) for comparison.



The fabrication procedure for the top-gate graphene transistors with and without the MoS₂ passivation layers is shown in figure 3-7 (a). To prevent the non-uniform precursor distribution of the top dielectric layer on 2-D material surfaces, a thin 5 nm Al₂O₃ layer is deposited by using a e-beam deposition system before the ALD growth procedure [50]. Devices with 30 nm Al₂O₃ dielectric layer in total and channel length/width 5/40 μm are fabricated. The I_D-V_{GS} curves of the two devices with and without the MoS₂ passivation layers at V_{DS} = 1.0 V are shown in figure 3-7 (b). By using the equation $\mu_{FET} = \frac{1}{V_{DS}} \frac{t}{\epsilon} \frac{L}{W} \frac{dI_{DS}}{dV_{GS}}$, where t is the oxide thickness, ε is the dielectric constant of Al₂O₃, L is the channel length, W is the channel width and $\frac{dI_{DS}}{dV_{GS}}$ is the slope of transfer characteristic of the device at V_{DS} = 1V. The derived hole and electron mobility values of the device without the MoS₂ passivation layer are 9.3 and 3.8 cm²/V·s, respectively. Compared with the bottom-gate transistors fabricated by using the graphene films prepared through the same approach, much lower mobility values are observed of the top-gate graphene transistor with no passivation layers. The results reveal that although thin body can be achieved for 2-D material top-gate transistors, significant influence from the top dielectric layer will be brought to the thin channel with few atomic layers. Compared with the device with no passivation layers, the derived field-effect hole and electron mobility values of the device with the bi-layer MoS₂ passivation layer are 35.0 and 8.2 cm²/V·s, respectively.

(a)



(b)





Figure 3-7 (a) The fabrication procedure and (b) the I_D - V_{GS} curves of the top-gate graphene transistors with and without the MoS₂ passivation layer.




Compared with the Hall mobility value, lower field-effect mobility values are observed for the device. Since the growth mechanisms of the MoO₃ sulfurization at high temperatures include the planar MoS₂ growth and the MoO₃ segregation. The incomplete MoS₂ coverage across the graphene surface may be obtained for the sample [28]. Part of the graphene channel may still contact directly with the top dielectric layer. In this case, a lower field-effect mobility value will be obtained for the device. To solve this problem, a low-temperature sulfurization procedure should be developed in the future to prevent the MoO₃ segregation. Nevertheless, significant increase of field-effect mobility of the device with passivated channels suggests that the MoS₂ layer can effectively act as a passivation layer to the graphene channel.

Since one major advantage of 2-D materials for device applications is the thickness controllability down to one 2-D material layer, the other sample with mono-layer MoS₂ grown on the graphene film is prepared. The Raman spectra of the samples with bi-layer and mono-layer MoS₂ films grown on graphene surfaces are shown in Figure 3-8 (a). The two characteristic Raman peaks E_{12g} and A_{1g} of MoS₂ is shown in the figure. As shown in the figure, the energy difference (Δk) between the two MoS₂ characteristic Raman peaks drops from 22.4 to 20.4 cm⁻¹. Since bi-layer MoS₂ is observed from the HRTEM image (Figure 3-6 (a)) for the sample with Δk value 22.4 cm⁻¹ and the Δk value would decrease with decreasing MoS₂ layer numbers, the results suggest that a mono-layer MoS₂

is obtained for the sample with Δk value 20.4 cm^{-1} . Following similar procedure, the sample with a mono-layer MoS_2 passivation layer is also fabricated into top-gate transistors, the I_D - V_{GS} curve of the device at $V_{DS} = 1.0 \text{ V}$ is shown in Figure 3-8 (b). The derived hole and electron mobility values of the device are 30.0 and $9.5 \text{ cm}^2/\text{V}\cdot\text{s}$, respectively, which are close to the value of the device with a bi-layer MoS_2 passivation layer. The results reveal that by using 2-D materials as the passivation layer, thinnest thickness down to one 2-D material layer can be achieved.

(a)



(b)




Figure 3-8 (a) The Raman spectra of the samples with bi-layer and mono-layer MoS_2 films grown on graphene surfaces. (b) The I_D - V_{GS} curve of the top-gate graphene transistor at $V_{DS} = 1.0 \text{ V}$ with a mono-layer MoS_2 passivation layer.

3.2.3 Conclusion

In conclusion, we have demonstrated that layer-number-controllable MoS₂ films can be grown on graphene surfaces by sulfurizing pre-deposited MoO₃ films by using the thermal evaporator. With no additional damages introduced during the growth procedure, significant device performance enhancement is observed for the top-gate graphene transistors with the MoS₂ passivation layer. The results have demonstrated that a less conductive 2-D material can act as an efficient passivation layer for conductive 2-D material channels when top-gate device architecture is adopted. The possibility of further reducing the passivation layer thickness to one 2-D material layer is advantageous for fabrication of electronic devices with reduced line widths.



3.3 In-plane Gate Graphene Transistors (IPGTs) with MoS₂




Passivation Layers

We demonstrate in-plane gate transistors based on the molybdenum disulfide (MoS₂)/graphene hetero-structure. The graphene works as channels while MoS₂ functions as passivation layers. The weak hysteresis of the device suggests that the MoS₂ layer can effectively passivate the graphene channel. The characteristics of devices with and without removal of MoS₂ between electrodes and graphene are also compared. The device with direct electrode/graphene contact shows a reduced contact resistance, increased drain current, and enhanced field-effect mobility. The higher field-effect mobility than that obtained through Hall measurement indicates that more carriers are present in the channel, rendering it more conductive.

3.3.1 Device fabrications of IPGTs

The graphene films were grown by using the chemical vapor deposition (CVD) in a hot furnace at 1050 °C with the ethane precursor and Ar/H₂ carrier gas directly on sapphire substrates. With the graphene/sapphire sample as the new substrate, 1.0 nm thick molybdenum trioxide (MoO₃) was deposited on the graphene/sapphire substrate by using the thermal evaporation. The sample was then sulfurized in a furnace at 850 °C to convert



MoO₃ into MoS₂. After the definition of large-area contact electrodes through typical photolithography, in-plane gate transistors were fabricated with the aid of e-beam lithography. The electrodes composed of 50 nm Au/10 nm Ti were deposited with the e-beam evaporator. For the removal of MoS₂ beneath the electrodes, we used a customer-designed low-pressure RF oxygen plasma system to perform ALE. The plasma power was kept at 20 W, and the background pressure was maintained at 0.4 Torr with a 30 sccm oxygen gas flow during the removal process. The etching time was 10 s. After this, the sample was dipped into deionized water for 10 s to detach the topmost oxidized MoS₂ layer.

3.3.2 The influence of gate-channel separations of IPGTs

For demonstrating the feasibility of 2-D materials on the architecture of in-plane gate transistors, a graphene film grown directly on sapphire substrates is prepared. The Raman spectrum of the sample is shown in Figure 3-9 (a). The ratio of D/G peak is around 0.4, indicating that while a continuous graphene film could be grown directly on sapphire substrates using CVD, a limited graphene grain size and non-negligible defect density featured by the D peak were still present in the graphene film. The detailed discussions on the growth and formation mechanisms of the graphene films grown directly on sapphire substrates are demonstrated elsewhere [30]. Nevertheless, compared with the

counterparts grown on copper foils, the graphene films grown on sapphire substrates require no transferring processes and can further simplify the device fabrication.

Therefore, this growth scheme is suitable for the architecture of in-plane gate transistors.

The fabrication steps of the in-plane gate graphene transistor are illustrated in Figure 3-9

(b). The large-area electrodes were fabricated using photolithography. After that, the e-

beam lithography was utilized to fabricate the in-plane gate transistor. The scanning

electron microscope (SEM) image of the device near the channel is also shown in Figure

1(b). After the device fabrication procedure, an in-plane gate graphene transistor with

channel width/length 500 /500 nm and the gate-channel separation 300 nm can be

fabricated. The voltage-current transfer curves of the device under forward and reverse

biases at $V_{DS} = 0.5$ V are shown in Figure 3-9 (c). Standard characteristics of graphene

transistor with the Dirac point located at about 30 V gate biases are observed for the

device. Since we could not observe current modulation with gate biases for the device

with larger gate separation 1000 nm, the transistor performances of the device should be


attributed to the smaller gate separation 300 nm and therefore, higher electric fields

between gate and source electrodes. Further investigation is still required in the future to

clarify the operation mechanisms of the device. We use the following formula to estimate

the field-effect mobility μ_{FET} at $V_{DS} = 0.5$ V (linear regime):

$$\mu_{FET} = \frac{1}{g} \frac{1}{V_{DS}} \frac{d}{dV_{GS}} \frac{L}{W} \frac{dI_{DS}}{dV_{GS}},$$



where d is the gate-to-channel separation; ϵ is the dielectric constant of air; L and W are the channel length and width, respectively; and the factor $g = 2$ accounts for the number of in-plane gates at two sides of the channel. The derived hole and electron mobilities of the device are 90.0 and 77.0 cm²/V·s, respectively. The hole mobility is close to that commonly observed for the directly grown graphene films via the Hall measurement (p-type, 100-200 cm²/V·s). This supports the architecture of in-plane gate transistors for 2-D materials and shows the potential for abandoning gate dielectrics. However, the Dirac point shifts to -4.0 V under reverse gate bias, indicating that the water and gas molecules may significantly influence the device performance under the ambient condition [51].






Figure 3-9 (a) The Raman spectra of the graphene film grown directly on sapphire substrates. (b) The fabrication steps of the in-plane gate transistors. The SEM image of the device is also shown in (b). (c) The transfer curve of the in-plane gate transistors measured under forward and reverse gate biases at $V_{DS} = 0.5$ V.

3.3.3 IPGTs with MoS₂ passivation layers



The passivation layer is a possible solution to prevent the attachment of water or gas molecules to the graphene channel [51]. Since dielectric materials for gates may bring additional influence to the graphene channel and do not conform to the concept behind in-plane gate transistors, the most promising candidate for passivation layers should be other 2-D material layers. In previous publication, we have demonstrated that by sulfurizing pre-deposited Mo films, MoS₂ layers could be grown on graphene surfaces [30]. However, since the Ar plasma in the radio-frequency sputtering system may bring additional damage to graphene films, we formed the MoS₂/graphene hetero-structure by sulfurizing the MoO₃ film deposited with the thermal evaporator. The Raman spectra of the MoS₂/graphene hetero-structure corresponding to the characteristic peaks of graphene and MoS₂, respectively, are shown in Figure 3-10 (a). The observation of both the graphene and MoS₂ Raman peaks indicates that the MoS₂/ graphene hetero-structure is formed after the sequential growth of graphene and MoS₂. The difference Δk between the two Raman peaks of MoS₂ is 21.3 cm⁻¹, indicating the presence of bi-layer MoS₂ after the sulfurization procedure [52]. On the other hand, the similar D/G peak ratios of graphene before and after the MoS₂ growth (around 0.4) suggest that by using the thermal evaporator, only a limited amount of damage was introduced to the graphene film during the deposition of MoO₃. Following the similar device fabrication of standalone graphene



in-plane gate transistors (Figure 3-9 (b)), MoS₂/graphene in-plane gate transistors with gate separations of 300 nm were fabricated. The transfer curves of the device under forward and reverse biases at $V_{DS} = 1.0$ V are shown in Figure 3-10 (b). Similar with the graphene in-plane gate transistors, the device behaves as a typical graphene transistor. The Dirac point at a positive $V_{GS} = 10.0$ V indicates a p-type graphene channel under forward biases. The weak hysteresis on the transfer curves suggests that the MoS₂ layer can effectively protect the channel from contaminants in environments. By using Eq. (1), the derived hole and electron mobilities of the device are 61.0 and 31.0 cm²/V·s, respectively. Compared with the hole mobility 100-200 cm²/V·s of the graphene film on sapphire from Hall measurements, the field-effect mobility is lower. The derived field-effect mobility values are also lower than the standalone graphene in-plane gate transistors discussed in the last section. The results may be attributed to the high contact resistance at the electrode/MoS₂ interfaces which hinder the supply of carriers as the gate voltage is changed [53].




Figure 3-10 (a) The Raman spectra of MoS₂/graphene hetero-structure and (b) the transfer curve of the in-plane gate transistor at $V_{DS} = 1.0$ V.

3.3.4 Conclusion

With the graphene on sapphire as the new substrate, we grew MoS₂/graphene hetero-structures by sulfurizing the MoO₃ film deposited on graphene. In-plane gate transistors were fabricated on the MoS₂/graphene hetero-structure. By using MoS₂ as the passivation layer, a weak hysteresis on the transfer curves is observed for the in-plane gate transistor, which suggests that the MoS₂ layer can effectively protect the graphene channel from contaminants in environments. After the removal of MoS₂ beneath electrodes, the direct contact between electrodes and graphene shows reduced contact resistance. This increases the field-effect mobility and drain current of the device. The architecture of in-plane gate transistor provides an alternate approach for the fabrication of 2-D transistors with the less non-ideal interface effect.

Chapter 4 2-D Memories



4.1 Charge Storage of Isolated Mono-layer MoS₂ in Top-gate

MoS₂/graphene Transistors

Epitaxially grown bi-layer molybdenum disulfide (MoS₂) is grown on mono-layer graphene by sulfurizing MoO₃ films deposited by using the thermal evaporation. The similar Hall mobility values of the mono-layer graphene obtained before and after the MoS₂ growth indicate that there is no additional to the underlying 2-D material layer during the deposition/sulfurization procedure. By using the atomic-layer etching (ALE) technique, the topmost mono-layer MoS₂ is isolated from the source/drain electrodes. With the isolated mono-layer MoS₂ on top of the graphene channel, a hysteresis loop is observed for the top-gate graphene transistor. The long retention time for the “0” and “1” states of the device suggests an effective electron storage in the isolated MoS₂ layer. The van der Waals interface between MoS₂ and graphene will prevent charge transfer when no external electrical fields are applied to the charge storage layer. The 1T0C memory module fabricated by using thin 2-D material layers can be advantageous for the application of dynamic random access memories (DRAMs) with reduced line widths.

4.1.1 Device fabrications of top-gate graphene transistors with isolated MoS₂ layers



To demonstrate the charge storage effect of the MoS₂ layer in the bi-layer MoS₂/mono-layer graphene hetero-structure, a top-gate transistor is fabricated by using photo-lithography open source and drain electrodes. The fabrication procedure is shown in Figure 4-1. To isolate the topmost MoS₂ layer from the source/drain electrodes, one-time ALE is performed before the source/drain metal deposition. The left partial oxidized mono-layer MoS₂ would protect the graphene film from the damage of the oxygen plasma during the ALE procedure. After the channel definition by using photo-lithography, a 5 nm Al₂O₃ dielectric layer is deposited on the sample by using the atomic layer deposition. Before the ALD growth, The 5 nm Al₂O₃ dielectric layer is deposited on the sample by using the e-beam evaporation to deposition for better precursor distribution during the ALD growth procedure. The total dielectric layer thickness would therefore reach 10 nm. The source, drain and gate electrodes are deposited by using a e-beam evaporation system with 10 nm Ti and 100 nm Au. After the memory device fabrication procedure, The devices with 10 nm Al₂O₃ dielectric layer in total and channel length/width 5/40 μm are fabricated. The optical microscope of is shown in Figure 4-2.




Figure 4-1 The fabrication steps of the top-gate graphene transistor with an isolated MoS₂ layer on top of the graphene channel.




Figure 4-2 The optical microscope picture of memory device.

4.1.2 The transfer curves of top-gate graphene transistors with isolated MoS₂ layers



As a result, after the growth of bilayer MoS₂ on graphene, electrons transfer from the former to latter, and the graphene channel remains p-type. In this condition, the drain current would first decrease as V_{GS} increases, as can be told from Figure 4-3. Still, compared with the V-shaped transfer curve of typical graphene transistors, no modulation of electron gas is observed as V_{GS} further increases. A possible reason for this phenomenon is that at a sufficiently large V_{GS} , a considerable amount of negative (defect) charge trapped around the bilayer MoS₂ and oxide may begin to screen the electric field applied by the gate. As a result, the increment of the effective field asserted on the graphene becomes small and can no longer lower the energy of Dirac cones for further accommodation of mobile electrons.





Figure 4-3 The forward and reverse transfer curves of the top-gate transistor at $V_{DS} = 0.5$


V.



On the possible origin of current bistability, we look into four regimes marked on the simplified transfer curves shown on the left side of Figure 4-4. Regimes I and III correspond to bistable states of drain current, and regimes II and IV represent the states at very positive and negative gate bias voltage V_{GS} , respectively. Let us consider device configurations on the hysteresis loop (I→II→III→IV) and begin from the low-current state (regime I). As shown in Figure 4-4, at the low-current state under forward operation (increasing V_{GS}), both the Dirac cones and conduction band in MoS₂ are lowered. The empty valence band of graphene is gradually filled while the conduction band in MoS₂ remains mostly empty. The defect states near the interface of topmost layer of MoS₂ and oxide are not replenished easily because the electron density in the conduction band of MoS₂ is still too low to supply the trap states. The direct tunneling of electrons from the graphene through the bilayer MoS₂ is yet to be turned on to fill defect states. In consequence, the Fermi level of defect states E_{FD} is lower than that $E_{F,G}$ of the graphene. As V_{GS} enters regime II, the number of holes in the lower branch of Dirac cones becomes fewer, and the conduction band of the bilayer MoS₂ is further lowered. Electrons in the lower branch of graphene may enter the conduction band of bilayer MoS₂ via thermionic emissions and replenish the defect states through trapping. Also beyond a level of V_{GS} , the direct tunneling of electrons in the graphene into defect states becomes possible, and the unoccupied defect states below $E_{F,G}$ would be soon filled. The tunneling marks the

onset of significant charge accumulation near the topmost layer of MoS₂ and oxide. Beyond this level of V_{GS} , the gate field would be screened and cannot initiate the accommodation of electrons in the upper branch of Dirac cones. This impedes the modulation of electron gas as V_{GS} further increases.

As the gate voltage V_{GS} decreases from regime II, the tunneling process from the graphene to defect states is turned off. The elevated conduction band of bilayer MoS₂ also hinders the escape of electrons trapped in defect states. Under such circumstances, the negative charge corresponding to the defect states in regime III cannot be evacuated and would attract mobile holes into the graphene channel. In terms of band diagrams, the Dirac cone in regime III would be higher than that in regime I, enabling the accommodation of relatively more holes than those in the latter. The bistability on drain current reflects the distinct hole densities in these two regimes. If the gate bias V_{GS} turns more negative from the high-current state in regime III into regime IV, the tunneling from defect states to the graphene is switched on. The negative charge that attracts the holes in graphene is swept into the graphene channel and gets evacuated. After then, if the gate bias voltage V_{GS} increases from regime IV, the absence of negative charge near the topmost layer of MoS₂ and oxide would direct the device configuration into regime I rather than III. This would complete one cycle of current bistability. From the discussion above, we see that the key to current bistability in our extremely thin top-gate transistor



is the capability of bilayer MoS₂ to separate defect charge near its topmost layer and oxide from the graphene channel. In other words, in the same range of tunneling voltage, a few layers of semiconducting 2-D materials can be as robust as ten-nanometer thick conventional semiconductors in charge isolation. The van der Waals interaction which results in weak interlayer coupling of atomic orbitals may be the reason why it requires higher fields or fewer atomic layers for the direct tunneling to take place in 2-D materials. This, nevertheless, makes 2-D materials a promising candidate in memory devices based on the 1T0C architecture.




Figure 4-4 Simplified transfer curves under the forward and reverse operations (left). Four regimes are marked on them, and the corresponding band diagrams are depicted on the right.

4.1.3 Read-write operations of MoS₂/graphene memories



The transient behaviors of the top-gate transistor are shown in Figure 4-5a. If we apply a gate voltage V_{GS} of +5 V to the device for 10 s and then switch V_{GS} to 0 V, the drain current jumps to the high-current state of about 0.27 mA. On the other hand, if V_{GS} is initially set to -5 V for 10 s and switched to 0 V, the low-current state of around 0.24 mA is observed. A current difference of about 30 μ A is maintained up to tens of seconds or even longer. The results are consistent with the bistable states on transfer curves. When a positive gate bias voltage V_{GS} is applied (MoS₂ layer is charged with electrons; write) and then switched to 0 V, the “1” state is set. On the other hand, as a negative gate bias voltage V_{GS} is applied (electrons are depleted from the MoS₂ layer; erase) and then brought back to 0 V, the device returns to “0” state. The long retention times of the “0” and “1” states feature the robust charge storage around the isolated MoS₂ layer. One complete write-read-erase-read cycle of the device versus time are shown in Figure 5b. As shown in the figure, clear “0” and “1” states are observed after the “erase” and “write” steps. Although the difference between “0” and “1” states of this memory device is not as large compared with the conventional Si-based transistors. The actual current difference between “0” and “1” states of this device is about several tens of μ A as shown in Figure 5b, which is still large considering the mono-layer thin charge storage layer MoS₂. Therefore, it is possible to further enlarge the difference between “0” and “1” states

simply by increasing the MoS₂ layer numbers. Based on the similar concept, it is also possible to integrate the 2-D material storage layer into the Si devices for memory applications. Further investigation is still required in the future. The consistent current levels of both the “0” and “1” states in various cycles are signs of the stable operation. The repeatability also indicates the potential of the device for memory applications.






Figure 4-5 (a) The transient responses of drain current of the top-gate transistor at $V_{DS} = 0.5$ V. The gate bias voltage V_{GS} is first set to ± 5 V for 10 s, respectively, before turned to 0 V. (b) A complete write-read-erase-read cycle versus time of the device.

4.1.4 Conclusion

In conclusion, we have demonstrated that by using thermal evaporator, uniform and wafer-scale MoS₂ can be grown non-destructively onto directly CVD-grown graphene on sapphire substrates. By using the ALE procedure to isolate the topmost MoS₂ layer of the bi-layer MoS₂ film from the source/drain electrodes, a possible memory architecture based on 2-D materials is proposed. With the semiconducting 2-D material (MoS₂) as the charge separation layer and the conductive counterpart (graphene) as the charge-detection channel, a top-gate transistor can function as a memory device. The long retention times of the “0” and “1” states indicate that robust charge storage can be realized with isolated bilayer MoS₂. A 1T0C memory module may be implemented with the thin hetero-structure of 2-D materials. Since 2-D materials can be transferred to different substrates, it is possible to integrate the thin and flexible memory devices into organic electronics and wearable circuits in addition to the memories with reduced thickness.




4.2 Multi-layer MoS₂ for Memory Applications



In the previous section, it has been demonstrated that with an isolated MoS₂ layer on top of the graphene channel, memory devices based on the 2-D material hetero-structure can be fabricated. The actual thickness of the device is reduced to < 2.0 nm with bi-layer MoS₂ grown on top of mono-layer graphene. This is also an all-2-D material memory device. However, since MoS₂ can act both as the charge storage and the channel layers, it is possible to further simplify the fabrication procedure of 2-D memories based on multi-layer MoS₂ instead of the MoS₂/graphene hetero-structure. In this section, we have demonstrated that by using the atomic-layer etching technique (ALE), one and two layers of isolated MoS₂ layers are fabricated on two and one layers of MoS₂ channels. Memory operations with long retention times are observed for the devices with the isolated MoS₂ layers. The program and erase voltages are reduced to < 5.0 V. The higher drain current ratios for the device with two isolated MoS₂ layers at “one” and “zero” states suggest that more electrons can be stored in MoS₂ with increasing layer numbers.

4.2.1 Device fabrications of top-gate MoS₂ transistors with isolated MoS₂ layers



To demonstrate the possible memory operations of the multi-layer MoS₂ sample. A top-gate transistor architecture is adopted. The fabrication procedure of the top-gate MoS₂ transistor is shown in Figure 4-6. To form isolated MoS₂ layers on top of the transistor channels, we have performed ALEs before the source/drain electrode formation. For source/drain electrodes, 20 nm titanium (Ti) is deposited on the MoS₂ surface followed by the other 100 nm gold (Au) deposition using a e-beam evaporator. After the 30 nm Al₂O₃ growth, the gate electrode with the same composition as the source/drain electrodes is deposited. Two devices with one- and two- times ALE procedures are fabricated. For comparison, another device with no ALE procedure is also fabricated. The channel length/width are 5 and 40 μm , respectively.





Figure 4-6 The fabrication flow of the multi-layer MoS₂ transistors.

4.2.2 The transfer curves of top-gate MoS₂ transistors with isolated MoS₂ layers



The transfer curves of the three devices under forward and reverse gate biases at $V_{DS} = 1.0$ V are shown in Figure 4-7. As shown in the figure, no hysteresis loop is observed for the device with no ALE procedure before the source/drain metal deposition. For the device with one-time ALE procedure, since there is one isolated MoS₂ layer on top of the two-layer MoS₂ channel, a small hysteresis loop is observed for the device. Different from the p-type characteristics of the graphene channel, n-type MoS₂ channels are observed for the device. In this case, higher drain currents are observed for the device under forward gate biases due to the electron depletion at the isolated MoS₂ layer under negative gate biases. For the device with two-time ALE procedures, a larger hysteresis is observed. Since there are two MoS₂ isolation layers on top of the one-layer MoS₂ channel, more electrons can be stored in the MoS₂ isolation layers. The other phenomenon observed in Figure 4-7 is the reducing drain current levels with increasing ALE times. Compared with the three-layer MoS₂ channel for the device without any ALE procedure, two- and one-layer MoS₂ channels are obtained after one and two ALE procedures. In this case, lower drain current levels will be observed with increasing ALE times due to the fewer MoS₂ layers left as the transistor channel for current flow.




Figure 4-7 the transfer curves of the three devices with zero, one and two ALE procedures

at $V_{DS} = 1.0$ V.

4.2.3 Read-write operations, operation speed and charge storage of MoS₂ memories



The program/read/erase/read cycles of the device with two ALE procedures are shown in Figure 4-8 (a). The “program/erase” gate voltages are set as -5.0 and 5.0 V, respectively. The program/erase time is below 1.0 seconds. The “read” gate voltage is set as 0.0 V. As discussed in the last section, n-type channels are observed for the MoS₂ transistor. In this case, when negative gate biases are applied, electrons in the isolated MoS₂ layers will be depleted such that a higher electron density in the MoS₂ channel and therefore, a higher drain current will be observed at zero gate bias. This is the “1” state of the MoS₂ memory. On the contrary, when positive gate biases are applied to the device, electrons will accumulate and store in the isolated MoS₂ layer, which will result in a lower drain current under the zero gate bias. This will be the “0” state of the device. The program/read/erase/read cycles shown in Figure 4-8 (a) precisely follow the descriptions discussed above. Clear “1” and “0” states are observed for the device. The drain currents at $V_{DS} = 1.0$ V measured with time at zero gate biases after the -5.0 and 5.0 V gate voltage stresses, respectively, for 10 sec. are shown in Figure 4-8 (b). The slow varying in the drain current levels with time over 30 minutes. Suggests that a long retention time is observed for electrons stored in the isolated MoS₂ layers, which will make this device a non-volatile memory. The results also indicate that it is difficult for electron diffusion at

the interface of the isolated MoS₂ and MoS₂ channel layers without the external electric field applied vertically to the MoS₂ layers.








Figure 4-8 (a) The program/read/erase/read cycles and (b) The drain currents measured with time at zero gate biases after the -5.0 and 5.0 V gate voltage stresses of the device with two ALE procedures at $V_{DS} = 1.0$ V.



The drain current ratios at “1” and “0” states of the two devices with one and two ALE procedures after different program/erase gate biases are shown in Figure 4-9. The read voltage is set as 0.0 V. The program/erase gate biases at each data point is of the same value but different polarities. The program/erase time is 5 seconds. As shown in the figure, the drain current ratio will remain at 1.0 for program/erase gate voltages < 2.0 V. After that, the drain current ratios will increase until a saturation is reached at program/erase gate voltage ~ 7.0 V. A minimum program/erase gate voltage 2.0 V required to observe the memory operations of the device suggests that although the MoS₂ layers are close to each other, the attachment through van der Waals forces will still limit the carrier transport in between the 2-D material layers. The drain current ratios of the device with two ALE procedures at program/erase gate voltage 7.25 V is ~ 8.8 , while the value for the device with one ALE procedure is ~ 2.8 . The saturation current ratio is not proportional to the isolated MoS₂ layer numbers as expected. A possible mechanism responsible for this phenomenon may be the influence of the dielectric layer to the topmost MoS₂ layer. Fewer electrons can be stored at the topmost MoS₂ layer than the second MoS₂ layer underneath. On the other hand, the minimum program/erase voltage ~ 2.0 V required for the device operation also provides a possibility to slightly change the read voltage to enlarge the “1” and “0” state current ratios. The program/read/erase/read

cycles of the device with two ALE procedures are shown in Figure 4b. The “program/erase” gate voltages are set as -5.0 and 5.0 V, respectively.







Figure 4-9 The drain current ratios at “1” and “0” states of the two devices with one and two ALE procedures after different program/erase gate biases. The read voltage is set as 0.0 V and $V_{DS} = 1.0$ V.

4.3 Conclusion




In conclusion, we have demonstrated that by using the ALE technique, isolated MoS₂ layers can be fabricated on the MoS₂ channels by using tri-layer MoS₂ samples grown on sapphire substrates. Long retention times and increasing current ratios between “1” and “0” states with increasing isolated MoS₂ layer numbers have revealed the potential of 2-D materials for memory device applications. The low program/erase voltages also indicate a low power consumption of the device. It is possible to further decrease the program/erase voltages by decreasing the oxide thicknesses.

Chapter 5 Conclusion




In conclusion, we have demonstrated that thin Al_2O_3 layers can be grown on MoS_2 surfaces without influence its Raman and PL characteristics. With the thin separation layer between mono-layer 2-D materials, luminescence enhancement is observed by stacking the same 2-D materials (MoS_2 with MoS_2). The Dual color emission can be observed by stacking different 2-D materials (MoS_2 with WS_2). We have demonstrated that with ALD precursor soaking time treatment on the interfaces of 2-D crystals with other materials, difference stacked structures can be established. The stacking of 2-D materials with other materials will bring wide applications of 2-D materials in practical devices.

For the establishment of TMD/graphene hetero-structures, we have demonstrated that layer-number-controllable MoS_2 films can be grown on graphene surfaces by sulfurizing pre-deposited MoO_3 films which deposited by the thermal evaporator. Thermal evaporation can prevent the RF sputtering Ar plasma damage. With no additional damages introduced during the growth procedure, significant device performance enhancement is observed for the top-gate graphene transistors with the MoS_2 passivation layer. The results have demonstrated that a less conductive 2-D material can act as an efficient passivation layer for conductive 2-D material channels when top-gate device architecture is adopted. The possibility of further reducing the passivation layer thickness



to one 2-D material layer is advantageous for fabrication of electronic devices with reduced line widths. Besides the adoption of less conductive 2D materials as the passivation layers, an alternate approach to avoid the influence of the dielectric layer to the transistor channel would be the in-plane gate transistor architecture. By using the same MoS₂/graphene hetero-structures, in-plane gate transistors were fabricated. Although there is no oxide/2D material interface in this device architecture, the water and oxygen molecular from the atmospheric environment will still influence the device performances. Therefore, by using MoS₂ as the passivation layer, we can observe a weak hysteresis by the transfer curves for the in-plane gate transistor, which suggests that the MoS₂ layer can effectively protect the graphene channel from contaminants in environments. After the removal of MoS₂ beneath electrodes, the direct contact between electrodes and graphene shows reduced contact resistance. This increases the field-effect mobility and drain current of the device. The architecture of in-plane gate transistor provides an alternate approach for the fabrication of 2-D transistors with the less non-ideal interface effect.

Besides the application of passivation layers of MoS₂ in the MoS₂/graphene hetero-structure, MoS₂ layers can also act as charge storage layers for memory applications. By using the ALE procedure to isolate the topmost MoS₂ layer of the bi-layer MoS₂ film from the source/drain electrodes, a possible memory architecture based on 2-D materials is proposed. With the semiconducting 2-D material (MoS₂) as the charge storage layer and



the conductive counterpart (graphene) as the charge-detection channel, a top-gate transistor can function as a memory device. The long retention times of the “0” and “1” states indicate that robust charge storage can be realized with isolated bilayer MoS₂. A 1T0C memory module may be implemented with the thin hetero-structure of 2-D materials. Since 2-D materials can be transferred to different substrates, it is possible to integrate the thin and flexible memory devices into organic electronics and wearable circuits in addition to the memories with reduced thickness.

To simplify the fabrication procedure, the concept of 2D material hetero-structure memories can be further expanded to individual 2D materials such as multi-layer MoS₂. We have demonstrated that by using the ALE technique, isolated MoS₂ layers can be fabricated on the MoS₂ channels by using tri-layer MoS₂ samples grown on sapphire substrates. The retention times is longer than MoS₂/graphene hetero-structure and increasing current ratios between “1” and “0” states with increasing isolated MoS₂ layer numbers have revealed the potential of 2-D materials for memory device applications. The low program/erase voltages also indicate a low power consumption of the device. It is possible to further decrease the program/erase voltages by decreasing the oxide thicknesses.

Future work



In this thesis, 2-D memory devices were successfully demonstrated by using the MoS₂/graphene hetero- and multi-layer MoS₂ homo- structures. Although good device performances with high endurance are observed for these devices. There is still a need to further extend the concept to other 2D materials for even better device performances. One possible candidate is WSe₂. WSe₂ is another typical semiconducting TMDs, with a bandgap 1.3 eV (indirect, bulk) and 1.8 eV (direct, monolayer). Due to its low effective mass, it has been reported that single-layer WSe₂ has high room temperature phonon-limited electron mobility (exceeds 700 cm²V⁻¹s⁻¹) [54]. Therefore, WSe₂ is being considered as potential candidates for channel materials for memory device applications in the future. In this thesis, we have observed that the device performances such as higher drain currents can be observed after removal the MoS₂ on MoS₂/graphene hetero-structures in chapter 3. The results have demonstrated that the high contact resistance at the metal/2-D material interfaces will be another issue influencing the device performances. In one previous publication, it has been demonstrated that higher drain currents can be obtained by using 2-D material antimonene on the MoS₂ surface as the contact metal [53]. With the assist of van der Waals epitaxy on 2-D material surfaces, less dependence on the lattice structures of the epi-layers to the substrates will help the formation of elemental 2-D materials on semiconductor 2-D material surfaces. Since most




elemental 2-D materials are of semi-metals, the reduced contact resistance at the elemental 2D material/semiconductor 2-D material interfaces will be significantly reduced. Therefore, the replacement of contact metals with lower contact resistance for the memory device should be the other important topic to be studied in the future. On the other hand, further investigation on the operation speed of the memory device should also be conducted in the future. In chapter 4, with the semiconducting 2-D material (MoS_2) as the charge separation layer and the conductive counterpart (graphene) as the charge-detection channel. An easy carrier transportation at the 2-D material interface is observed. A detailed investigation on the carrier transport at the 2-D material interfaces would bring more different device applications to 2-D materials in the future.

Reference



- [1] ITRS: The international technology roadmap for semiconductors 2013. In *Executive Summary*, **2013**, 17.
- [2] Moore, G. E., Cramming more components onto integrated circuits. *Electronics* **1965**, 38 (8), 114-117.
- [3] Iwai, H., Roadmap for 22 nm and beyond. *Microelectronic Engineering* **2009**, 86 (7-9), 1520-1528.
- [4] Bohr, M. T.; Young, I. A., CMOS scaling trends and beyond. *IEEE Micro* **2017**, 37 (6), 20-29.
- [5] Huyghebaert, C. In *2D materials: roadmap to CMOS integration 2018 IEEE Int, Electron Devices Meeting (IEDM)*(1–5 December 2018), **2018**; 22.
- [6] Cao, W.; Kang, J.; Sarkar, D., Liu, W., Banerjee, K., 2D semiconductor FETs—Projections and design for sub-10 nm VLSI. *IEEE transactions on electron devices* **2015**, 62 (11), 3459-3469.
- [7] Chang, J.; Register, L. F.; Banerjee, S. K., Atomistic full-band simulations of monolayer MoS₂ transistors. *Applied Physics Letters* **2013**, 103 (22), 223509.

- 
- [8] Majumdar, K.; Hobbs, C.; Kirsch, P. D., Benchmarking transition metal dichalcogenide MOSFET in the ultimate physical scaling limit. *IEEE Electron Device Letters* **2014**, 35 (3), 402-404.
- [9] Alam, K.; Lake, R. K., Monolayer MoS₂ Transistors Beyond the Technology Road Map. *IEEE transactions on electron devices* **2012**, 59 (12), 3250-3254.
- [10] Hoefflinger, B., IrdS—international roadmap for devices and systems, rebooting computing,. *Nano-Chips 2030* **2020**, 9-17.
- [11] Ma, N.; Jena, D., Charge scattering and mobility in atomically thin semiconductors. *Physical Review X* **2014**, 4 (1), 011043.
- [12] Kamel, S.; El-Sakhawy, M.; Anis, B.; Tohamy, H.-A. S., Graphene's Structure, Synthesis, and Characterization; a brief review. *Egyptian Journal of Chemistry* **2019**, 62, 593-608.
- [13] Zhen, Z.; Zhu, H., Structure and properties of graphene. In *Graphene*, Elsevier: **2018**, 1-12.
- [14] Liao, L.; Bai, J.; Qu, Y.; Lin, Y.-c.; Li, Y.; Huang, Y.; Duan, X., High-κ oxide nanoribbons as gate dielectrics for high mobility top-gated graphene transistors. *Proceedings of the national academy of sciences* **2010**, 107 (15), 6711-6715.

- 
- [15] Nair, R. R.; Blake, P.; Grigorenko, A. N.; Novoselov, K. S.; Booth, T. J.; Stauber, T.; Peres, N. M. R.; Geim, A. K., Fine Structure Constant Defines Visual Transparency of Graphene. *Science* **2008**, *320* (5881), 1308-1308.
- [16] Wang, N. C.; Sinha, S.; Cline, B.; English, C. D.; Yeric, G.; Pop, E. In *Replacing copper interconnects with graphene at a 7-nm node*, 2017 IEEE International Interconnect Technology Conference (IITC), 16-18 May 2017; 2017; pp 1-3
- [17] Long, M.-Q.; Tang, L.; Wang, D.; Wang, L.; Shuai, Z., Theoretical predictions of size-dependent carrier mobility and polarity in graphene. *Journal of the American Chemical Society* **2009**, *131* (49), 17728-17729.
- [18] Liu, H.; Neal, A. T.; Ye, P. D., Channel length scaling of MoS₂ MOSFETs. *ACS nano* **2012**, *6* (10), 8563-8569.
- [19] Lee, Y. H.; Zhang, X. Q.; Zhang, W.; Chang, M. T.; Lin, C. T.; Chang, K. D.; Yu, Y. C.; Wang, J. T. W.; Chang, C. S.; Li, L. J., Synthesis of large-area MoS₂ atomic layers with chemical vapor deposition. *Advanced materials* **2012**, *24* (17), 2320-2325.
- [20] Gusakova, J.; Wang, X.; Shiao, L. L.; Krivosheeva, A.; Shaposhnikov, V.; Borisenko, V.; Gusakov, V.; Tay, B. K., Electronic properties of bulk and monolayer TMDs: theoretical study within DFT framework (GVJ-2e method). *physica status solidi (a)* **2017**, *214* (12), 1700218.
- [21] Kuc, A., Low-dimensional transition-metal dichalcogenides. **2014**.

- 
- [22] Radisavljevic, B.; Radenovic, A.; Brivio, J.; Giacometti, V.; Kis, A., Single-layer MoS₂ transistors. *Nature nanotechnology* **2011**, 6 (3), 147-150.
- [23] Desai, S. B.; Madhvapathy, S. R.; Sachid, A. B.; Llinas, J. P.; Wang, Q.; Ahn, G. H.; Pitner, G.; Kim, M. J.; Bokor, J.; Hu, C.; Wong, H.-S. P.; Javey, A., MoS₂ transistors with 1-nanometer gate lengths. *Science* **2016**, 354 (6308), 99-102.
- [24] Xia, F.; Mueller, T.; Golizadeh-Mojarad, R.; Freitag, M.; Lin, Y.-m.; Tsang, J.; Perebeinos, V.; Avouris, P., Photocurrent Imaging and Efficient Photon Detection in a Graphene Transistor. *Nano Letters* **2009**, 9 (3), 1039-1044.
- [25] Zhang, W.; Chuu, C.-P.; Huang, J.-K.; Chen, C.-H.; Tsai, M.-L.; Chang, Y.-H.; Liang, C.-T.; Chen, Y.-Z.; Chueh, Y.-L.; He, J.-H.; Chou, M.-Y.; Li, L.-J., Ultrahigh-Gain Photodetectors Based on Atomically Thin Graphene-MoS₂ Heterostructures. *Scientific Reports* **2014**, 4 (1), 3826.
- [26] Wu, C.-R.; Chang, X.-R.; Chang, S.-W.; Chang, C.-E.; Wu, C.-H.; Lin, S.-Y., Multilayer MoS₂ prepared by one-time and repeated chemical vapor depositions: anomalous Raman shifts and transistors with high ON/OFF ratio. *Journal of Physics D: Applied Physics* **2015**, 48 (43), 435101.
- [27] Wu, C.-R.; Chang, X.-R.; Chu, T.-W.; Chen, H.-A.; Wu, C.-H.; Lin, S.-Y., Establishment of 2D crystal heterostructures by sulfurization of sequential transition



- metal depositions: preparation, characterization, and selective growth. *Nano letters* **2016**, *16* (11), 7093-7097.
- [28] Wu, C.-R.; Chang, X.-R.; Wu, C.-H.; Lin, S.-Y., The Growth Mechanism of Transition Metal Dichalcogenides by using Sulfurization of Pre-deposited Transition Metals and the 2D Crystal Hetero-structure Establishment. *Scientific Reports* **2017**, *7* (1), 42146.
- [29] Shi, Y.; Zhou, W.; Lu, A.-Y.; Fang, W.; Lee, Y.-H.; Hsu, A. L.; Kim, S. M.; Kim, K. K.; Yang, H. Y.; Li, L.-J.; Idrobo, J.-C.; Kong, J., van der Waals Epitaxy of MoS₂ Layers Using Graphene As Growth Templates. *Nano Letters* **2012**, *12* (6), 2784-2791.
- [30] Chen, H.-A.; Chen, W.-C.; Sun, H.; Lin, C.-C.; Lin, S.-Y., Scalable MoS₂/graphene hetero-structures grown epitaxially on sapphire substrates for phototransistor applications. *Semiconductor Science and Technology* **2018**, *33* (2), 025007.
- [31] Lin, M.-Y.; Su, C.-F.; Lee, S.-C.; Lin, S.-Y., The growth mechanisms of graphene directly on sapphire substrates by using the chemical vapor deposition. *Journal of Applied Physics* **2014**, *115* (22), 223510.
- [32] Gurarslan, A.; Yu, Y.; Su, L.; Yu, Y.; Suarez, F.; Yao, S.; Zhu, Y.; Ozturk, M.; Zhang, Y.; Cao, L., Surface-energy-assisted perfect transfer of centimeter-scale monolayer



- and few-layer MoS₂ films onto arbitrary substrates. *ACS nano* **2014**, 8 (11), 11522-11528.
- [33] Chen, K.-C.; Liu, C.-W.; Chen, C.; Lin, S.-Y., The atomic layer etching of molybdenum disulfides using low-power oxygen plasma. *Semiconductor Science and Technology* **2019**, 34 (4), 045007.
- [34] Lin, M.-Y.; Guo, W.-C.; Wu, M.-H.; Wang, P.-Y.; Liu, T.-H.; Pao, C.-W.; Chang, C.-C.; Lee, S.-C.; Lin, S.-Y., Low-temperature grown graphene films by using molecular beam epitaxy. *Applied Physics Letters* **2012**, 101 (22), 221911.
- [35] Lee, C.; Yan, H.; Brus, L. E.; Heinz, T. F.; Hone, J.; Ryu, S., Anomalous lattice vibrations of single-and few-layer MoS₂. *ACS nano* **2010**, 4 (5), 2695-2700.
- [36] Zeng, H.; Liu, G. B.; Dai, J.; Yan, Y.; Zhu, B.; He, R.; Xie, L.; Xu, S.; Chen, X.; Yao, W.; Cui, X., Optical signature of symmetry variations and spin-valley coupling in atomically thin tungsten dichalcogenides. *Sci Rep* **2013**, 3, 1608.
- [37] Eda, G.; Yamaguchi, H.; Voiry, D.; Fujita, T.; Chen, M.; Chhowalla, M., Photoluminescence from Chemically Exfoliated MoS₂. *Nano Letters* **2011**, 11 (12), 5111-5116.

- 
- [38] Lan, F.; Yang, R.; Xu, Y.; Qian, S.; Zhang, S.; Cheng, H.; Zhang, Y., Synthesis of large-scale single-crystalline monolayer WS₂ using a semi-sealed method. *Nanomaterials* **2018**, 8 (2), 100.
- [39] George, S. M., Atomic Layer Deposition: An Overview. *Chemical Reviews* **2010**, 110 (1), 111-131.
- [40] Foroughi-Abari, A.; Cadien, K., Atomic Layer Deposition for Nanotechnology. In *Nanofabrication: Techniques and Principles*, Stepanova, M.; Dew, S., Eds. Springer Vienna: Vienna, **2012**; pp 143-161.
- [41] Lu, J.; Elam, J. W.; Stair, P. C., Atomic layer deposition—Sequential self-limiting surface reactions for advanced catalyst “bottom-up” synthesis. *Surface Science Reports* **2016**, 71 (2), 410-472.
- [42] Wang, H., Atomic layer deposition of oxides for microelectronics. Harvard University: 2009.
- [43] Lu, Wei-Er; Dong, Ya-Bin, Li, Chao-Bo, Xia, Yang, Li, Nan., Research Progress on Growth Rate Controlling of Atomic Layer Deposition. *Journal of Inorganic Materials* **2014**, 29 (4), 345-351.
- [44] Diskus, M.; Nilsen, O.; Fjellvåg, H., Growth of thin films of molybdenum oxide by atomic layer deposition. *Journal of Materials Chemistry* **2011**, 21 (3), 705-710.

- 
- [45] Wu, C.-R.; Chang, X.-R.; Chang, S.-W.; Chang, C.-E.; Wu, C.-H.; Lin, S.-Y., Multilayer MoS₂ prepared by one-time and repeated chemical vapor depositions: anomalous Raman shifts and transistors with high ON/OFF ratio. *Journal of Physics D: Applied Physics* **2015**, 48 (43), 435101.
- [46] Kiriya, D.; Tosun, M.; Zhao, P.; Kang, J. S.; Javey, A., Air-stable surface charge transfer doping of MoS₂ by benzyl viologen. *Journal of the American Chemical Society* **2014**, 136 (22), 7853-7856.
- [47] Conley, H. J.; Wang, B.; Ziegler, J. I.; Haglund Jr, R. F.; Pantelides, S. T.; Bolotin, K. I., Bandgap engineering of strained monolayer and bilayer MoS₂. *Nano letters* **2013**, 13 (8), 3626-3630.
- [48] Mishra, N.; Forti, S.; Fabbri, F.; Martini, L.; McAleese, C.; Conran, B. R.; Whelan, P. R.; Shivayogimath, A.; Jessen, B. S.; Buß, L.; Falta, J.; Aliaj, I.; Roddaro, S.; Flege, J. I.; Bøggild, P.; Teo, K. B. K.; Coletti, C., Wafer-Scale Synthesis of Graphene on Sapphire: Toward Fab-Compatible Graphene. *Small* **2019**, 15 (50), 1904906.
- [49] Eckmann, A.; Felten, A.; Mishchenko, A.; Britnell, L.; Krupke, R.; Novoselov, K. S.; Casiraghi, C., Probing the nature of defects in graphene by Raman spectroscopy. *Nano letters* **2012**, 12 (8), 3925-3930.

[50] Zhang, Y.-W.; Li, J.-Y.; Wu, C.-H.; Chang, C.-Y.; Chang, S.-W.; Shih, M.-H.; Lin, S.-Y., Tungsten diselenide top-gate transistors with multilayer antimonene electrodes: Gate stacks and epitaxially grown 2D material heterostructures. *Scientific Reports* **2020**, *10* (1), 1-7.

[51] Lin, M.-Y.; Wang, C.-H.; Chang, S.-W.; Lee, S.-C.; Lin, S.-Y., Passivated graphene transistors fabricated on a millimeter-sized single-crystal graphene film prepared with chemical vapor deposition. *Journal of Physics D: Applied Physics* **2015**, *48* (29), 295106.

[52] Chen, K.-C.; Chu, T.-W.; Wu, C.-R.; Lee, S.-C.; Lin, S.-Y., Layer number controllability of transition-metal dichalcogenides and the establishment of heterostructures by using sulfurization of thin transition metal films. *Journal of Physics D: Applied Physics* **2017**, *50* (6), 064001.

[53] Chen, H.-A.; Sun, H.; Wu, C.-R.; Wang, Y.-X.; Lee, P.-H.; Pao, C.-W.; Lin, S.-Y., Single-crystal antimonene films prepared by molecular beam epitaxy: selective growth and contact resistance reduction of the 2D material heterostructure. *ACS applied materials & interfaces* **2018**, *10* (17), 15058-15064.

[54] Yun, W. S.; Han, S. W.; Hong, S. C.; Kim, I. G.; Lee, J. D. Thickness and strain effects on electronic structures of transition metal dichalcogenides: 2H-MX₂ semiconductors (M= Mo, W; X= S, Se, Te). *Physical Review B* **2012**, *85* (3), 033305.

Publication List



Journal Articles :


- [1] **Po-Cheng Tsai**, Hon-Chin Huang, Chun-Wei Huang, Shouu-Jinn Chang, and Shih-Yen Lin, “Luminescence Enhancement and Dual-Color Emission of Stacked Mono-layer 2D Materials”, *Nanotechnology*, vol. 31, no. 36, pp. 365702 June 2020.
- [2] Bora Kim, Jayeong Kim, **Po-Cheng Tsai**, Hyeji Choi, Seokhyun Yoon, Shih-Yen Lin, and Dong-Wook Kim, “Large Surface Photovoltage of WS₂/MoS₂ and MoS₂/WS₂ Vertical Hetero-bilayers”, *ACS Appl. Electron. Mater.*, vol. 3, issue 6, pp. 2601–2606, May 20 2021.
- [3] **Po-Cheng Tsai**, Chun-Wei Huang, Shouu-Jinn Chang, Shu-Wei Chang, and Shih-Yen Lin, “Charge Storage of Isolated Monolayer Molybdenum Disulfide in Epitaxially Grown MoS₂/Graphene Heterostructures for Memory Device Applications”, *ACS Appl. Mater. Interfaces*, vol. 13, no. 38, pp. 45864-45869, September 2021.
- [4] **Po-Cheng Tsai**, Hon-Chin Huang, Chen-Tu Chiang, Chao-Hsin Wu, and Shih-Yen Lin, “Top-gate Transistors Fabricated on Epitaxially Grown Molybdenum Disulfide and Graphene Hetero-structures”, *Appl. Phys. Express*, vol. 14, no. 12, pp. 125502, November 2021.
- [5] Yu-Wei Liu, Dun-Jie Zhang, **Po-Cheng Tsai**, Chen-Tu Chiang, Wei-Chen Tu and Shih-Yen Lin, “Nanometer-thick Copper Films with Low Resistivity Grown on 2D Material Surfaces”, *Sci. Rep.*, vol. 12, pp. 1823, February 2022.
- [6] Che-Jia Chang, **Po-Cheng Tsai**, Wei-Ya Su, Chun-Yuan Huang, Po-Tsung Lee, and Shih-Yen Lin, “Layered Graphene Growth Directly on Sapphire Substrates for Applications”, *ACS Omega*, vol. 7, no. 15, 13128-13133, April 2022.



Conference Papers :

- [1] Yung-Hung Huang, **Po-Cheng Tsai**, Yi-Jia Chen, Shih-Yen Lin, Yu-Jung Lu, “Ultrafast Pump-Probe Transient Absorption Spectroscopy of Layer Number Controllable TMDCs”, OPTIC 2018, Tainan, Taiwan (2018/12/6-2018/12/8, poster).
- [2] **Po-Cheng Tsai** and Shih-Yen Lin, “The Stacking of 2D Materials with Dielectrics and Top-gate 2D Transistors”, Graphene Week 2019, Helsinki, Finland (2019/9/23-2019/9/27, poster).
- [3] Shih-Yen Lin, Kuan-Chao Chen, Yu-Wei Zhang, and **Po-Cheng Tsai**, “Elemental and Compound 2D Material Hetero-structures: The Investigation of van der Waals Epitaxy”, OPTIC 2019, Taichung, Taiwan (2019/12/5-2019/12/7, oral).
- [4] **Po-Cheng Tsai**, Hon-Chin Huang, Chun-Wei Huang, Shouou-Jinn Chang and Shih-Yen Lin, “Luminescence Enhancement and Dual-Color Emission of Stacked Mono-layer 2D Materials”, IEDMS 2020, New Taipei City, Taiwan (2020/10/15-2020/10/16, oral).
- [5] Chun-Wei Huang, **Po-Cheng Tsai**, Shouou-Jinn Chang and Shih-Yen Lin, “In-plane Gate Graphene Transistors Fabricated by Using Electron Beam Lithography”, OPTIC 2020, Taipei City, Taiwan (2020/12/3-2020/12/5, oral).
- [6] Shih-Yen Lin, Kuan-Chao Chen, Yu-Wei Zhang, and **Po-Cheng Tsai**, “Stacked 2D, 3D and Amorphous Structures for Device Applications”, OPTIC 2020, Taipei City, Taiwan (2020/12/3-2020/12/5, oral).
- [7] **Po-Cheng Tsai**, Chun-Wei Huang, Shouou-Jinn Chang, Shu-Wei Chang, and Shih-Yen Lin, “Charge Storage of Isolated Mono-layer Molybdenum Disulfide in Epitaxially

Grown MoS₂/Graphene Hetero-structures”, IEDMS 2021, Tainan City, Taiwan, (2021/11/18-2021/11/19, oral, Excellent Paper Award).



[8] Shih-Yen Lin, and **Po-Cheng Tsai**, “Toward Practical Applications for Epitaxially Grown 2D Material Hetero-structures”, 5+2 International Joint Symposium (virtual conference 2021/11/16-2021/11/18, invited talk).

[9] Che-Jia Chang, **Po-Cheng Tsai**, Wei-Ya Su, Po-Tsung Lee, Chun-Yuan Huang and Shih-Yen Lin, “Layered Graphene Growth on Sapphire Substrates”, OPTIC 2021, Kaohsiung City, Taiwan (2021/12/2-2021/12/4, oral, Student Oral Paper Award).

[10] Dun Jei Zhang, **Po Cheng Tsai**, Wei Chen Tu and Shih-Yen Lin, “The Influence of Stacking Sequences to 2D Material Hetero-structures”, OPTIC 2021, Kaohsiung City, Taiwan (2021/12/2-2021/12/4, oral).

[11] Coung-Ru Yan, **Po-Cheng Tsai**, Shouu-Jinn Chang and Shih-Yen Lin, “Device Performance Optimization of 2D Material Transistors Fabricated on Wafer-scale MoS₂”, OPTIC 2021, Kaohsiung City, Taiwan (2021/12/2-2021/12/4, oral).

[12] **Po-Cheng Tsai**, Chun-Wei Huang, Che-Jia Chang, Shu-Wei Chang and Shih-Yen Lin, “In-plane Gate Graphene Transistor with Epitaxially Grown Molybdenum Disulfide Passivation Layers”, SSDM 2022, Chiba, Japan (2022/9/26-2022/9/29, oral).