請用此 Handle URI 來引用此文件:
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/8941
完整後設資料紀錄
DC 欄位 | 值 | 語言 |
---|---|---|
dc.contributor.advisor | 楊佳玲 | |
dc.contributor.author | Yi-Chan Li | en |
dc.contributor.author | 李苡嬋 | zh_TW |
dc.date.accessioned | 2021-05-20T20:04:40Z | - |
dc.date.available | 2019-08-17 | |
dc.date.available | 2021-05-20T20:04:40Z | - |
dc.date.copyright | 2009-08-19 | |
dc.date.issued | 2009 | |
dc.date.submitted | 2009-08-17 | |
dc.identifier.citation | [1] N. Agrawal, V. Prabhakaran, T. Wobber, J. D. Davis, M. Manasse, and R. Panigrahy. Design tradeoffs for ssd performance. In ATC’08: USENIX 2008 Annual Technical Conference on Annual Technical Conference, pages 57–70, Berkeley, CA, USA, 2008. USENIX Association.
[2] A. M. Caulfield, L. M. Grupp, and S. Swanson. Gordon: using flash memory to build fast, power-efficient clusters for data-intensive applications. In ASPLOS ’09: Proceeding of the 14th international conference on Architectural support for programming languages and operating systems, pages 217–228, New York, NY, USA, 2009. ACM. [3] L.-P. Chang. On efficient wear leveling for large-scale flash-memory storage systems. In SAC ’07: Proceedings of the 2007 ACM symposium on Applied computing, pages 1126–1130, New York, NY, USA, 2007. ACM. [4] L.-P. Chang and T.-W. Kuo. An adaptive striping architecture for flash memory storage systems of embedded systems. In RTAS ’02: Proceedings of the Eighth IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS’02), page 187, Washington, DC, USA, 2002. IEEE Computer Society. [5] L.-P. Chang and T.-W. Kuo. Efficient management for large-scale flash-memory storage systems with resource conservation. Trans. Storage, 1(4):381–418, 2005. [6] M.-L. Chiang, P. Lee, and R.-C. Chang. Managing flash memory in personal communication devices. In Consumer Electronics, 1997. ISCE’97., Proceedings of 1997 IEEE International Symposium on, pages 177–182, Dec 1997. [7] S. Corporation. K9f8g08uxm flash memory specification. Datasheet,http://www.samsung.com/global/system/business/semiconductor/product/2007/6/11/NANDFlash/SLC LargeBlock/8Gbit/K9F8G08U0M/ds k9f8g08x0m rev10.pdf, 2007. [8] S. P. E. Corporation. Specweb2005. http://www.spec.org/web2005/, 2008. [9] C. Dirik and B. Jacob. The performance of pc solid-state disks (ssds) as a function of bandwidth, concurrency, device architecture, and system organization. In ISCA ’09: Proceedings of the 36th annual international symposium on Computer architecture, pages 279–289, New York, NY, USA, 2009. ACM. [10] A. Gupta, Y. Kim, and B. Urgaonkar. Dftl: a flash translation layer employing demand-based selective caching of page-level address mappings. In ASPLOS ’09: Proceeding of the 14th international conference on Architectural support for programming languages and operating systems, pages 229–240, New York, NY, USA, 2009. ACM. [11] S.-g. L. Han-joon Kim. An effective flash memory manager for reliable flash memory space management. IEICE Trans Inf Syst (Inst Electron Inf Commun Eng), E85-D(6):950–964, 2002. [12] M.-S. Inc. Ide/sata/scsi ffd. http://www.m-sys.com. [13] S. Inc. Silicondrive. http://www.siliconsystems.com. [14] H.-J. Kim and S.-G. Lee. A new flash memory management for flash storage system. In Computer Software and Applications Conference, 1999. COMPSAC ’99. Proceedings. The Twenty-Third Annual International, pages 284–289, 1999. [15] J. Kim, J. M. Kim, S. Noh, S. L. Min, and Y. Cho. A space-efficient flash translation layer for compactflash systems. Consumer Electronics, IEEE Transactions on, 48(2):366–375, May 2002. [16] N. Lee, Hyung Gyu; Chang. Low-energy heterogeneous non-volatile memory systems for mobile systems. Journal of Low Power Electronics, 1(1):52–62, 2005. [17] S. Lee, D. Shin, Y.-J. Kim, and J. Kim. Last: locality-aware sector translation for nand flash memory-based storage systems. SIGOPS Oper. Syst. Rev., 42(6):36–42, 2008. [18] S.-W. Lee, D.-J. Park, T.-S. Chung, D.-H. Lee, S. Park, and H.-J. Song. A log buffer-based flash translation layer using fully-associative sector translation. ACM Trans. Embed. Comput. Syst., 6(3):18, 2007. [19] Y.-G. Lee, D. Jung, D. Kang, and J.-S. Kim. μ-ftl:: a memory-efficient flash translation layer supporting multiple mapping granularities. In EMSOFT ’08: Proceedings of the 8th ACM international conference on Embedded software, pages 21–30, New York, NY, USA, 2008. ACM. [20] M-Systems. Two technologies compared: Nor vs. nand. White Paper,http://www.dataio.com/pdf/NAND/MSystems/ MSystems NOR vs NAND.pdf, 2003. [21] S. L. Min and E. H. Nam. Current trends in flash memory technology. In Design Automation, 2006. Asia and South Pacific Conference on, pages 2 pp.–, Jan. 2006. [22] B. Networks. ’e-disk ata:2.5’ ide/ata flash disk. http://www.bitmicro.com. [23] C. Park, P. Talawar, D. Won, M. Jung, J. Im, S. Kim, and Y. Choi. A high performance controller for nand flash-based solid state disk (nssd). In Non-Volatile Semiconductor Memory Workshop, 2006. IEEE NVSMW 2006. 21st, pages 17–20, Feb. 2006. [24] J.-Y. Shin, Z.-L. Xia, N.-Y. Xu, R. Gao, X.-F. Cai, S. Maeng, and F.-H. Hsu. Ftl design exploration in reconfigurable high-performance ssd for server applications. In ICS ’09: Proceedings of the 23rd international conference on Supercomputing, pages 338–349, New York, NY, USA, 2009. ACM. [25] STMicroelectronics. Wear leveling in single level cell nand flash memories. Application Node (AN1822), http://www.eetindia.co.in/ARTICLES/2004NOV/A/2004NOV29 MEM AN09.PDF?SOURCES=DOWNLOAD, 2006. [26] D. Woodhouse. Jffs: The journalling flash file system. Ottawa Linux Symposium, 2001. [27] C.-H. Wu and T.-W. Kuo. An adaptive two-level management for the flash translation layer in embedded systems. In ICCAD ’06: Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, pages 601–606, New York, NY, USA, 2006. ACM. [28] M. Wu and W. Zwaenepoel. envy: a non-volatile, main memory storage system. In ASPLOS-VI: Proceedings of the sixth international conference on Architectural support for programming languages and operating systems, pages 86–97, New York, NY, USA, 1994. ACM. | |
dc.identifier.uri | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/8941 | - |
dc.description.abstract | 快閃記憶體(Flash Memory)已被廣泛使用於嵌入式系統各種可攜帶是電子配備。隨著技術的精進,快閃記憶體的價格不斷下降、容量也不斷增加,因此也逐漸開始應用在各式大型儲存系統上,如預備用於硬碟的固態硬碟(Solid State Disk)。作為儲存設備的元件,效能和壽命是很重要的。在效能方面,因為快閃記憶體沒有任何需要移動的元件,固態硬碟常使用的增進效能方式是將多顆快閃記憶體晶片透過匯流排的連接、讓其可以同時平行運作;此組織方式常稱為多晶片(Multi-chip)或多儲存庫(Multi-bank)快閃儲存系統。在壽命方面,快閃式記憶體的壽命受限於它的清除次數。在多晶片快閃儲存系統上,不同的資料配置方式,會影響快閃記憶體清除次數。
此論文即在分析不同的資料配置方式配合不同的晶片組織架構所造成的清除次數與效能效果。在清除次數方面,由於用戶端(Host)給予的一個要求內的資料之間常有相關性(locality),因此將屬於同一個要求的資料寫在一起,可以增加清除效能並降低清除次數。而在效能方面,如果於系統不忙碌的狀態下,盡量將資料分散寫在不同晶片上,可以提高效能;但是當系統非常忙碌的情況下,將資料集中寫入和分散寫入的效能非常相近,反而集中寫入減少清除動作,還有可能使效能增加。 我們建立了一個使用模擬追縱導向(Trace-driven)方式的模擬器,模擬快閃儲存系統的運作,藉此觀察不同的資料配置在不同的晶片組織架構下的效果。 | zh_TW |
dc.description.abstract | In the field of embedded systems and consumer electronics, Flash memory has emerged as an excellent storage system. As prices continue to decline and capacities increase, NAND Flash SSD is showing the potential to substitute Hard Disk Drives. As a secondary storage, the reliability and performance issues are important. The lifetime of Flash-based SSD is limited by the erase count of Flash blocks. Under the multi-package Flash organization, different data allocation policies can lead to different number of erase operations. In this thesis, the effect on performance and erase count resulting from different data allocation policies and Flash architectures is studied.
In terms of erase count, preserving data locality by keeping request un-striped leads to less erase count. In terms of performance, the experimental results show that if the workload is light, stripe request to different banks effectively reduces response time. However, when the workload is relatively heavy to the serving Flash architecture, keeping request un-striped still has comparable performance or even better by the assistance of erase count reduction. | en |
dc.description.provenance | Made available in DSpace on 2021-05-20T20:04:40Z (GMT). No. of bitstreams: 1 ntu-98-R96922122-1.pdf: 2128074 bytes, checksum: 783da6445fd0532361f12b73dd863ec2 (MD5) Previous issue date: 2009 | en |
dc.description.tableofcontents | 1 Introduction 1
1.1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 2 Background 4 2.1 Flash Characteristics . . . . . . . . . . . . . . . . . . . . . . . 4 2.2 NAND Flash Package Organization and Commands . . . . . . 6 2.2.1 Samsung Flash Package . . . . . . . . . . . . . . . . . 7 2.2.2 Micron Flash Device . . . . . . . . . . . . . . . . . . . 9 2.3 SSD Basics . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 2.3.1 Logical Block Map and Data Allocation Policy . . . . . 10 2.3.2 Garbage Collection . . . . . . . . . . . . . . . . . . . . 11 2.3.3 Wear Leveling . . . . . . . . . . . . . . . . . . . . . . . 12 3 Data Allocation Policies on Multi-Bank 13 3.1 Striping . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 3.2 Non-Striping . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 3.3 Tradeoffs between Striping and Non-Striping . . . . . . . . . . 15 3.4 Striping Unit Size . . . . . . . . . . . . . . . . . . . . . . . . . 17 4 Implementation and Evaluation 18 4.1 Simulation Environment . . . . . . . . . . . . . . . . . . . . . 18 4.2 Workload Analysis . . . . . . . . . . . . . . . . . . . . . . . . 21 4.2.1 SPECWeb2005 - Banking . . . . . . . . . . . . . . . . 21 4.2.2 Sysmark2007 - E-learning . . . . . . . . . . . . . . . . 22 4.2.3 PCMark2005 . . . . . . . . . . . . . . . . . . . . . . . 24 4.3 Striping vs. Non-Striping . . . . . . . . . . . . . . . . . . . . . 25 4.3.1 Concurrency . . . . . . . . . . . . . . . . . . . . . . . . 25 4.3.2 Erase Count . . . . . . . . . . . . . . . . . . . . . . . . 27 4.3.3 Performance Considering Garbage Collection . . . . . . 28 4.4 Different Striping Unit Size . . . . . . . . . . . . . . . . . . . 29 4.4.1 Concurrency . . . . . . . . . . . . . . . . . . . . . . . . 29 4.4.2 Erase Count . . . . . . . . . . . . . . . . . . . . . . . . 31 4.4.3 Performance Considering Garbage Collection . . . . . . 31 5 Related Works 33 5.1 related work . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33 6 Conclusion 37 Bibliography 38 | |
dc.language.iso | zh-TW | |
dc.title | 快閃儲存系統上之資料配置研究 | zh_TW |
dc.title | Analysis of data allocation on multi-bank flash storage system | en |
dc.type | Thesis | |
dc.date.schoolyear | 97-2 | |
dc.description.degree | 碩士 | |
dc.contributor.oralexamcommittee | 阮聖彰,張立平 | |
dc.subject.keyword | 資料配置策略(data allocation policy),多儲存庫(multi-bank),快閃儲存系統(Flash storage sysem), | zh_TW |
dc.subject.keyword | data allocation policy,multi-bank,Flash storage system, | en |
dc.relation.page | 42 | |
dc.rights.note | 同意授權(全球公開) | |
dc.date.accepted | 2009-08-17 | |
dc.contributor.author-college | 電機資訊學院 | zh_TW |
dc.contributor.author-dept | 資訊工程學研究所 | zh_TW |
顯示於系所單位: | 資訊工程學系 |
文件中的檔案:
檔案 | 大小 | 格式 | |
---|---|---|---|
ntu-98-1.pdf | 2.08 MB | Adobe PDF | 檢視/開啟 |
系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。