請用此 Handle URI 來引用此文件:
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/84012
完整後設資料紀錄
DC 欄位 | 值 | 語言 |
---|---|---|
dc.contributor.advisor | 陳信樹 | zh_TW |
dc.contributor.advisor | Hsin-Shu Chen | en |
dc.contributor.author | 陳昱霖 | zh_TW |
dc.contributor.author | Yu-Lin Chen | en |
dc.date.accessioned | 2023-03-19T21:27:39Z | - |
dc.date.available | 2023-12-26 | - |
dc.date.copyright | 2022-07-06 | - |
dc.date.issued | 2022 | - |
dc.date.submitted | 2002-01-01 | - |
dc.identifier.citation | [1] Chen, Shanzhi, et al., “Vision, requirements, and Technology Trend of 6G: How to Tackle the Challenges of System Coverage, Capacity, User Data-Rate and Movement Speed,” IEEE Wireless Communications 27.2 (2020): pp. 218-228. [2] Z. Qu, G. Zhang, H. Cao, and J. Xie, “LEO satellite constellation for Internet of Things,” IEEE Access, vol. 5, pp. 18391-18401, 2017. [3] Israel Leyva-Mayorga, et al., “LEO Small-Satellite Constellations for 5G and Beyond-5G Communications,” IEEE Access, vol. 8, pp. 184955-184964, 2020. [4] Jakob Gjedsted Brask, et al., “Deep Digital Signal Recovery for LEO Satellite Communication in Presence of System Perturbations,” Wireless Symposium (IWS) 2021 IEEE MTT-S International, pp. 1-3, 2021. [5] Raoul Velazco, Dale McMorrow, Jaime Estela, “Radiation Effects on Integrated Circuits and Systems for Space Applications,” Springer Nature Switzerland, 2019. [6] Jeffrey Prinzie, Michiel Steyaert, Paul Leroux, “Radiation Hardened CMOS Integrated Circuits for Time-Based Signal Processing,” Springer Nature Switzerland, 2018. [7] 林俊良、黃楓台 “太空輻射對衛星任務影響及因應之道,” 2020. [8] Marc Poizat, “TID Total Ionizing Dose Radiation,” Radiation Environment and its Effects in EEE Components and Hardness Assurance for Space Applications, CERN-ESA-SSC workshop, 2017. [9] Michael Xapsos, NASA Goddard Space Flight Center, “Modeling space radiation environments,” IEEE NSREC Short Course, 2006. [10] S. Buchner, et al., “Pulsed laser testing for Single-Event Effects investigations,” IEEE Trans. Nucl. Sci., vol. 60, no. 3, pp. 1852-1875, Jun. 2013. [11] S. Buchner, et al., “Pulsed-laser testing methodology for single event transients in linear devices,” IEEE Trans. Nucl. Sci., vol. 51, no. 6, pp. 3716-3722, Dec. 2004. [12] Space engineering, Calculation of radiation and its effects and margin policy handbook, ECSS-E-HB-10-12A, 17, December, 2010. [13] T. R. Oldham and F. B. McLean, “Total ionizing dose effects in MOS oxides and devices,” IEEE Trans. Nucl. Sci., vol. 50, no. 3, pp. 483-499, Jun. 2003. [14] Space product assurance, Techniques for radiation effects mitigation in ASICs and FPGAs handbook, ECSS-Q-HB-60-02A, 1, September, 2016. [15] Single event effects test method and guidelines ESCC Basic Specification, No. 25100, 2014. [16] Behzad Razavi, “Design of Analog CMOS Integrated Circuits,” McGraw Hill Education, Second Edition. [17] Robert Baumann, Kirby Kruckmeyer, “Radiation Handbook for Electronics,” Texas Instruments Incorporated, 2019. [18] T. Calin, M. Nicolaidis, R. Velazco, “Upset hardened memory design for submicron CMOS technology,” IEEE Trans. Nucl. Sci., vol. 43, no. 6, pp. 2874-2878, Dec. 1996. [19] T. D. Loveless, et al., “A Single-Event-Hardened Phase-Locked Loop Fabricated in 130 nm CMOS,” IEEE Trans. Nucl. Sci., vol. 54, no. 6, pp. 2012-2020, Dec. 2007. [20] J. L. Andrews, et al., “Single Event Error Immune CMOS RAM,” IEEE Trans. Nucl. Sci., vol. 29, no. 6, pp.2040-2043, Dec. 1982. [21] A. Zanchi, S. Buchner, C. Hafer, S. Hisano, D. B. Kerwin, “Investigation and Mitigation of Analog SET on a Bandgap Reference in Triple-Well CMOS Using Pulsed Laser Techniques,” IEEE Trans. Nucl. Sci., vol. 58, no. 6, pp. 2570-2577, 2011. [22] P. Roche, et al., “Determination of key parameters for SEU occurrence using 3-D full cell SRAM simulations,” IEEE Trans. Nucl. Sci., vol. 46, No. 6, pp.1354-1362, Dec. 1999. [23] S. Buchner D. McMorrow, “Single-Event Transients in Bipolar Linear Integrated Circuits,” IEEE Trans. Nucl. Sci., vol. 53, no. 6, pp. 3079-3102, Dec. 2006. [24] J. D. Black, et al., “RHBD layout isolation techniques for multiple node charge collection mitigation,” IEEE Trans. Nucl. Sci., vol. 52, no. 6, pp. 2536-2541, Dec. 2005. [25] G. C. Messenger, “Collection of Charge on Junction Nodes from Ion Tracks,” IEEE Trans. Nucl. Sci., vol. 29, no. 6, pp.2024-2031, 1982. [26] Q. Zhou and K. Mohanram, “Transistor sizing for radiation hardening,” in Proc. Int. Reliab. Phys. Symp. pp. 310-315, 2004. [27] Paul Leroux, “Radiation Tolerant Electronics,” Multidisciplinary Digital Publishing Institute, Basel, Switzerland, 2019. [28] Raphael A. C. Viera, et al., “Role of Laser-Induced IR Drops in the Occurrence of Faults: Assessment and Simulation,” Digital System Design (DSD) 2017 Euromicro Conference on, pp. 252-259, 2017. [29] S. Bourdarie and M. Xapsos, “The near-earth space radiation environment,” IEEE Trans. Nucl. Sci., vol. 55, no. 4, pp. 1810–1832, Aug. 2008. [30] “Space Radiation Effects on Electronic Components in Low-Earth Orbit,” [online]. Available: https://llis.nasa.gov/lesson/824 [31] Adel S. Sedra, and Kenneth C. Smith, “Microelectronic Circuits,” Oxford University Press, New York, 2011. [32] R. Trivedi, et al., “Development of Radiation Hardened by Design (RHBD) Primitive Gates using 0.18μm CMOS Technology,” in Proc. 19th Int. Symp. VLSI Design and Test, 2015, Ahmedabad, pp. 1-2. [33] A. Makihara, et al., “Hardness by Design Approach for 0.15μm Fully Depleted CMOS/SOI Digital Logic Devices with Enhanced SEU/SET Immunity,” IEEE Trans. Nucl. Sci., vol. 52, pp.2524-2530, Dec. 2005. [34] T. Calin, M. Nicolaidis, and R. Velazco, “Upset hardened memory design for submicron CMOS technology,” IEEE Trans. Nucl. Sci., vol. 43, no. 6, pp. 2874-2878, Dec. 1996. [35] L. Wang, S. Yue, and Y. Zhao, “Low-Overhead SEU-Tolerant Latches,” in Proc. IEEE Int. Conf. Microw. Millimeter Wave Tech., pp. 1-4, Apr. 2007. [36] M. van Elzakker, et al., “A 10-bit Charge-Redistribution ADC Consuming 1.9μW at 1 MS/s,” IEEE Journal of Solid-State Circuits, vol. 45, no. 5, pp. 1007-1015, May. 2010. [37] Babayan-Mashhadi. S, R. Lotfi, “Analysis and Design of a Low-Voltage Low-Power Double-Tail Comparator,” in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 22, no. 2, pp. 343-352, Feb. 2014. [38] C.-C. Liu, et al., “A 10-bit 50-MS/s SAR ADC with a Monotonic Capacitor Switching Procedure,” IEEE Journal of Solid-State Circuits, vol. 45, no. 4, pp. 731-740, Apr. 2010. [39] F. Kuttner, “A 1.2V 10b 20MSample/s non-binary successive approximation ADC in 0.13μm CMOS,” 2002 IEEE International Solid-State Circuits Conference. (ISSCC), San Francisco, CA, USA, 2002, pp. 176-177. [40] C. Liu, et al., “A 10b 100MS/s 1.13mW SAR ADC with binary-scaled error compensation,” 2010 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, USA, 2010, pp. 386-387. [41] Canaris S. Whitaker, “Circuit techniques for the radiation environment of space,” Custom Integrated Circuits Conference, 1995, Proceedings of the IEEE 1995, pp. 77-80, 1995. [42] K. Hirose, et al., “SEU Resistance in Advanced SOI-SRAMs Fabricated by Commercial Technology Using a Rad-Hard Circuit Design,” IEEE Trans. Nucl. Sci., vol. 49, no. 6, Dec. 2002, pp. 2965-2968. [43] H. T. Weaver, et al., “An SEU Tolerant Memory Cell Derived from Fundamental Studies of SEU Mechanisms in SRAM,” IEEE Trans. Nucl. Sci., vol. 34, no. 6, pp. 1281-1286, Dec. 1987. [44] L. R. Rockett, “A design based on proven concepts of an SEU-immune CMOS configurable data cell for reprogrammable FPGAs,” Microelectronics Journal, Elsevier, pp. 99-111, 2000. [45] L. Li, W. Zhou, and H. Liu, “A physics-based engineering approach to predict the cross section for advanced SRAMs,” IEEE Trans. Nucl. Sci., vol. 59, no. 6, pp. 3265-3271, Dec. 2012. [46] N. W. Van Onno B. R. Doyle, “Design considerations and verification testing of an SEE-hardened quad comparator,” IEEE Trans. Nucl. Sci., vol. 48, no. 6, pp. 1859-1864, Dec. 2001. [47] H. Fan, et al., “A 4-Channel 12-Bit High-Voltage Radiation-Hardened Digital-to-Analog Converter for Low Orbit Satellite Applications,” IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 65, no. 11, pp. 3698-3706, Nov. 2018. [48] A. M. Abo, and P. R. Gray, “A 1.5-V 10-bit 14.3-MS/s CMOS pipeline analog-to-digital converter,” IEEE Journal of Solid-State Circuits, vol. 34, no. 5, pp. 599-606, May. 1999. [49] Shuo-Wei Mike Chen and R. W. Brodersen, “A 6b 600MS/s 5.3mW Asynchronous ADC in 0.13μm CMOS,” in IEEE ISSCC Dig. Tech. Papers, pp. 2350-2359, Feb. 2006. [50] H.-Y. Tai, H.-W. Chen, and H.-S. Chen, “A 3.2 fJ/c.-s. 0.35 V 10b 100kS/s SAR ADC in 90 nm CMOS,” in IEEE Symp. VLSI Circuits Dig., Jun. 2012, pp. 92-93. [51] Weiru Gu, Fan Ye, and Junyan Ren, “Switch-back based on charge equalization switching technique for SAR ADC,” IEICE Electronics Express, vol.12, no.6, pp. 1-5, 2015. [52] V. Pouget, D. Lewis, P. Fouillat, “Time-resolved scanning of integrated circuits with a pulsed laser: application to transient fault injection in an ADC,” Instrumentation and Measurement, IEEE Transactions on, vol. 53, no. 4, pp. 1227-1231, Aug. 2004. [53] W. G. Bennett, et al., “Experimental characterization of radiation-induced charge sharing,” IEEE Trans. Nucl. Sci., vol. 60, no. 6, pp. 4159-4165, Dec. 2013. [54] Rongmei Chen, et al., “Single-Event Multiple Transients in Conventional and Guard-Ring Hardened Inverter Chains Under Pulsed Laser and Heavy-Ion Irradiation,” IEEE Trans. Nucl. Sci., vol. 64, no. 9, pp. 2511-2518, Sep. 2017. [55] N. Verma and A. P. Chandrakasan, “A 25 μW 100 kS/s 12b ADC for wireless micro-sensor applications,” in IEEE ISSCC Dig. Tech. Papers, 2006, pp. 822-831. [56] Hao-Chiao Hong; Guo-Ming Lee, “A 65-fJ/Conversion-Step 0.9-V 200-kS/s Rail-to-Rail 8-bit Successive Approximation ADC,” IEEE Journal of Solid-State Circuits, vol.42, no.10, pp.2161-2168, Oct. 2007. [57] Wen-Yi Pang, et al., “A 10-bit 500-KS/s low power SAR ADC with splitting comparator for bio-medical applications,” in IEEE ASSCC Dig. Tech. Papers, Nov. 2009, pp.149-152. [58] National Institute of Standards and Technology (NIST) PSTAR: Stopping Power and Range Tables for Proton. https://www.nist.gov/pml/stopping-power-range-tables-electrons-protons-and-helium-ions [59] D. M. Hiemstra and E. W. Blackmore, “LET spectra of proton energy levels from 50 to 500 MeV and their effectiveness for single event effects characterization of microelectronics,” IEEE Trans. Nucl. Sci., vol. 50, no. 6, pp. 2245–2250, Dec. 2003. | - |
dc.identifier.uri | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/84012 | - |
dc.description.abstract | 隨著通訊科技演進,低軌道衛星通訊蓬勃發展,然而低軌道衛星需要低成本、低功耗、小體積並且需要在外太空惡劣的輻射環境下還能正常運作。在傳統積體電路設計中,並未考量輻射效應對於積體電路的影響,所以如何設計具有抗輻射干擾的晶片,用於衛星通訊中是一大挑戰。 類比數位轉換器在電子系統中扮演極重要的角色,它是自然界類比信號與數位信號中間的橋梁,在通訊系統中也扮演很重要的角色。在各種不同的架構中,連續漸進式式類比數位轉換器為廣泛應用的其中一種,而比較器為其中最重要的一個部分,此外連續漸進式式類比數位轉換器大部分都是數位電路,因此,比較器和數位電路如何達到具有輻射加固或是輻射容忍,是一項值得研究的題目。本論文提出一個具有電阻加固比較器以及使用三倍冗餘模組架構,來達到輻射容忍,工作電壓為1.4伏特,在短脈衝雷射的測試下,所提出電阻加固比較器以及使用三倍冗餘模組架構沒有觀察到錯誤發生;傳統的比較器,在脈衝雷射測試下,出現單次事件翻轉,經過統計錯誤率為0.0017,脈衝雷射功率為98.9毫瓦。因此,所提出電阻加固比較器與傳統的比較器相比更為堅固。 | zh_TW |
dc.description.abstract | With the evolution of communication technology, low-orbit satellite communications have flourished. However, low-orbit satellites require low cost, low power consumption, small size, and they need to operate normally in the harsh radiation environment of outer space. In the traditional integrated circuit design, the influence of radiation on the integrated circuit is not considered, so designing a chip with radiation tolerance for satellite communication is a big challenge. Analog-to-digital converters (ADCs) play a vital role in electronic systems. They bridge analog and digital signals and play a critical role in communication systems. Among various architectures, the successive approximation registers analog-to-digital converter (SAR ADC) is one of the widely used ones, and the comparator is one of the essential parts. In addition, most of the advanced ADCs are digital circuits, so achieving radiation hardening or radiation tolerance of comparators and digital circuits is a topic worthy of study. This thesis proposes a resistor hardening comparator and uses a triple modular redundancy (TMR) architecture to achieve radiation tolerance with an operating voltage of 1.4 volts. Under the test of pulse laser, the proposed resistor hardening comparator, and the use of TMR, do not observe the errors. Under the pulse laser testing, the traditional comparator has a single event upset (SEU). The statistical error rate is 0.0017, and the pulse laser power is 98.9mW. Therefore, the proposed resistor hardening comparator is more robust than conventional comparators. | en |
dc.description.provenance | Made available in DSpace on 2023-03-19T21:27:39Z (GMT). No. of bitstreams: 1 U0001-3004202212133200.pdf: 3098989 bytes, checksum: af28608bfdc24ac7851fca8552c91cc8 (MD5) Previous issue date: 2022 | en |
dc.description.tableofcontents | 口試委員會審定書 # 致謝 I 摘要 II Abstract III Contents V List of Figures VII List of Tables X Chapter 1 Introduction 1 1.1 Motivation 1 1.2 Thesis Organization 4 Chapter 2 Fundamental of Radiation Effects 5 2.1 Introduction 5 2.2 Total Ionizing Dose Effect 10 2.3 Single Event Effects 12 2.4 Displacement Damage Effect 17 2.5 Radiation Hardening 20 2.5.1 Radiation Hardening by Process 20 2.5.2 Radiation Hardening by Design 21 2.6 Summary 26 Chapter 3 Circuit Design and Analysis 29 3.1 Digital Circuit Design 29 3.1.1 Combinational Circuit 29 3.1.1.1 Inverter 31 3.1.1.2 C-element Inverter 37 3.1.2 Sequential Circuit 43 3.1.2.1 D Latch 43 3.1.2.2 Double Switch Latch 46 3.2 Mixed-signal Circuit Design 50 3.2.1 Comparator 50 3.2.1.1 Double-tail latch-type Comparator 51 3.2.1.1.1 Transient Analysis 52 3.2.1.1.2 Comparator Offset 55 3.2.1.1.3 Input Referred Noise 58 3.2.1.2 Voter-based Resistor Hardening Comparator 61 3.2.1.2.1 Sample and Hold 61 3.2.1.2.2 Resistor Hardening Comparator 63 3.2.1.2.3 Triple Modular Redundancy and Voter 67 3.2.2 SAR ADC 71 3.2.2.1 Bootstrap Switch 71 3.2.2.2 SAR Logic 73 3.2.2.3 Capacitive DAC 76 3.3 Summary 77 Chapter 4 Testing Environment and Setup 81 4.1 Proton Beam Testing 81 4.2 Pulse Laser Testing 83 Chapter 5 Experiment Results 86 5.1 Proton Beam Testing Result 86 5.1.1 Digital Circuit Measurement Result 87 5.1.2 Comparator Measurement Result 88 5.2 Pulse Laser Testing Result 88 5.2.1 Digital Circuit Measurement Result 89 5.2.2 Comparator Measurement Result 90 5.3 Comparison between Proton Beam Testing and Pulse Laser Testing 92 5.4 SAR ADC Measurement Results 93 5.4.1 Measurement Setup 94 5.4.2 Measurement Results 95 5.5 Summary 98 Chapter 6 Conclusion and Future Work 101 6.1 Conclusions 101 6.2 Future Work 101 Bibliography 103 | - |
dc.language.iso | en | - |
dc.title | 一個具有單粒子事件加固比較器與數位電路之設計與實作 | zh_TW |
dc.title | Design and Implementation of a Single Event Effects Hardening Comparator and Digital Circuit | en |
dc.type | Thesis | - |
dc.date.schoolyear | 110-2 | - |
dc.description.degree | 碩士 | - |
dc.contributor.oralexamcommittee | 蔡坤諭;李佳翰 | zh_TW |
dc.contributor.oralexamcommittee | Kuen-Yu Tsai;Jia-Han Li | en |
dc.subject.keyword | 比較器,數位電路,電阻加固,三倍冗餘模組,單次事件翻轉,脈衝雷射, | zh_TW |
dc.subject.keyword | Comparator,Digital circuit,Radiation tolerance,Resistor hardening,Triple modular redundancy,Single event upset,Pulse laser, | en |
dc.relation.page | 111 | - |
dc.identifier.doi | 10.6342/NTU202200736 | - |
dc.rights.note | 未授權 | - |
dc.date.accepted | 2022-05-18 | - |
dc.contributor.author-college | 電機資訊學院 | - |
dc.contributor.author-dept | 電子工程學研究所 | - |
顯示於系所單位: | 電子工程學研究所 |
文件中的檔案:
檔案 | 大小 | 格式 | |
---|---|---|---|
ntu-110-2.pdf 目前未授權公開取用 | 3.03 MB | Adobe PDF |
系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。