請用此 Handle URI 來引用此文件:
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/71922
完整後設資料紀錄
DC 欄位 | 值 | 語言 |
---|---|---|
dc.contributor.advisor | 呂良鴻 | |
dc.contributor.author | Po-Ting Ko | en |
dc.contributor.author | 柯柏廷 | zh_TW |
dc.date.accessioned | 2021-06-17T06:15:05Z | - |
dc.date.available | 2023-09-25 | |
dc.date.copyright | 2018-09-25 | |
dc.date.issued | 2018 | |
dc.date.submitted | 2018-09-10 | |
dc.identifier.citation | [1] R. Onet et ai, “Compact variable gain amplifier for a multistandard WLAN/WiMAX/LTE receiver,” IEEE Transactions on Circuits and Systems I, Reg. Papers, vol. 61, no. 1, pp. 247-257, Jan. 2014.
[2] S. Rodriguez, A. Rusu, and M. Ismail, “WiMAX/LTE receiver front-end in 90 nm CMOS,” in Proc. Int. Symp. Circuits Syst. (ISCAS), May 2009, pp. 1036–1039. [3] Okjune Jeon, Robert M. Fox, and Brent A. Myers “Analog AGC circuitry for a CMOS WLAN receiver,” IEEE Journal of Solid-State Circuits, vol. 41, no. 10, pp. 2291-2300, Oct. 2006. [4] Y. S. Youn and J. H. Choi, “Fast-settling feedforward automatic gain control based on a new gain control approach,” IEEE Transactions on Circuits and Systems II, Express Briefs, vol. 61, no. 9, pp. 651-655, Sep. 2014. [5] J. M. Khoury, “On the design of constant settling time AGC circuits,” IEEE Transactions on Circuits Syst. II, Analog and Digital Signal Processing, vol. 45, no. 3, pp. 283–294, Mar. 1998. [6] Q. Lei, Z. Chen, Y. Shi, and Q. Xu, “A voltage-controlled amplifier based on Gm cells for multistandard OFDM integrated receivers,” in Proc. IEEE EUROCON, Int. Conf. Comput. Tool, no. 15, pp. 1–4, Apr. 2011. [7] P. Antoine et al., “A direct-conversion receiver for DVB-H,” IEEE Journal of Solid-State Circuits, vol. 40, no. 12, pp. 2536–2546, Dec. 2005. [8] B. E. Kim et al., “A CMOS single-chip direct conversion satellite receiver for digital broadcasting system,” in Symp. VLSI Circuits Dig., 2002, pp. 238–241 [9] C. C. Wang, C. L. Lee, L. P. Lin, and Y. L. Tseng, “Wideband 70 dB CMOS digital variable gain amplifier design for DVB-T receiver’s AGC,” in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS), May 2005, vol. 1, pp. 356–359. [10] T. B. Kumar, K. Ma, K. S. Yeo, and W. Yang, “A 35-mW 30-dB gain control range current mode linear-in-decibel programmable gain amplifier with bandwidth enhancement,” IEEE Transactions on Microwave Theory and Techniques, vol. 62, no. 12, pp. 3465-3475, Dec. 2014. [11] H. D. Lee, K. A. Lee, and S. Hong, “A wideband CMOS variable gain amplifier with an exponential gain control,” IEEE Transactions on Microwave Theory and Techniques, vol. 55, no. 6, pp. 1363-1373, Jun. 2007. [12] T. B. Kumar, K. Ma, K. S. Yeo, and W. Yang, “A 35 mW 30 dB gain control range current mode programmable gain amplifier with DC offset cancellation,” in IEEE MTT-S International Microwave Symposium (IMS), Jun. 2014, pp. 1-4. [13] Takafumi Yamaji, Nobuo Kanou, and Tetsuro Itakura, “A Temperature-Stable CMOS Variable-Gain Amplifier With 80-dB Linearly Controlled Gain Range,” IEEE Journal of Solid-State Circuits, vol. 37, no. 5, pp. 553–558, May 2002. [14] S.-Y. Kang, S.-T. Ryu, and C.-S. Park, “A precise decibel-linear programmable gain amplifier using a constant current-density function,” IEEE Transactions on Microwave Theory and Techniques, vol. 60, no. 9, pp. 2843-2850, Sep. 2012. [15] P.-C. Huang, L.-Y. Chiou, and C.-K. Wang, “A 3.3-V CMOS wideband exponential control variable-gain-amplifier,” in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS), Jun. 1998, pp. 285-288. [16] R. Harjani, “A low-power CMOS VGA for 50 Mb/s disk drive read channels,” IEEE Transactions on Circuits and Systems II, Analog and Digital Signal Processing, vol. 42, no. 6, pp. 370-376, Jun. 1995. [17] H.-H. Nguyen, H.-N. Nguyen, J.-S. Lee, and S.-G. Lee, “A binary-weighted switching and reconfiguration-based programmable gain amplifier,” IEEE Transactions on Circuits and Systems II, Express Briefs, vol. 56, no. 9, pp. 699-703, Sep. 2009. [18] C. W. Mangelsdorf, “A variable gain CMOS amplifier with exponential gain control,” in IEEE Symp. VLSI Circuits Dig. Tech. Papers, Jun. 2000, pp. 146-149. [19] H.-H. Nguyen, H.-N. Nguyen, J. Lee, and S.-G. Lee, “A high-linearity low-noise reconfiguration-based programmable gain amplifier,” in 2010 Proceedings of the ESSCIRC, Sep. 2010, pp. 166-169. [20] H. O. Elwan and M. Ismail, “Digitally programmable decibel-linear CMOS VGA for low-power mixed-signal applications,” IEEE Transactions on Circuits and Systems II, Analog and Digital Signal Processing, vol. 47, no. 5, pp. 388-398, May 2000. [21] T. W. Kim and B. Kim, “A 78-dB gain range low power CMOS RF digitally programmable gain amplifier for mobile terrestrial D-TV tuner IC,” IEEE Microwave and Wireless Components Letters, vol. 16, no. 4, pp. 185-187, Apr. 2006. [22] Y. Fujimoto, H. Tani, M. Maruyama, H. Akada, H. Ogawa, and M. Miyamoto, “A low-power switched-capacitor variable gain amplifier,” IEEE Journal of Solid-State Circuits, vol. 39, no. 7, pp. 1213-1216, Jul. 2004. [23] B. Maundy and S. Gift, “Novel pseudo-exponential circuits, ,” IEEE Transactions on Circuits and Systems II, Express Briefs, vol. 52, no. 10, pp. 675-679, Oct. 2005. [24] H.-H. Nguyen, Q.-H. Duong, and S.-G. Lee, “84 dB 5.2 mA digitally-controlled variable gain amplifier,” Electronics Letters, vol. 44, no. 5, pp. 344-345, Feb. 2008. [25] H.-H. Nguyen, Q.-H. Duong, H.-B. Le, J.-S. Lee, and S.-G. Lee, “Low-power 42 dB-linear single-stage digitally-controlled variable gain amplifier,” Electronics Letters, vol. 44, no. 13, pp. 780-782, Jun. 2008. [26] Q.-H. Duong, L. Quan, C.-W. Kim, and S.-G. Lee, “A 95-dB linear low-power variable gain amplifier,” IEEE Transactions on Circuits and Systems I, Reg. Papers, vol. 53, no. 8, pp. 1648–1657, Aug. 2006. [27] K. M. Abdelfattah and A. M. Soliman, “Variable gain amplifiers based on a new approximation method to realize the exponential function,” IEEE Transactions on Circuits and Systems I, Reg. Papers, vol. 49, no. 9, pp. 1348–1354, Sep. 2002. [28] S. Vlassis, “CMOS current-mode pseudo-exponential function circuit,” Electronics Letters, vol. 37, no. 8, pp. 471-472, Apr. 2001. [29] I. Choi, H. Seo, and B. Kim, “Accurate dB-linear variable gain amplifier with gain error compensation,” IEEE Journal of Solid-State Circuits, vol. 48, no. 2, pp. 456-464, Feb. 2013. [30] Q.-H. Duong, L. Quan, and S.-G. Lee, “An all CMOS 84-dB linear low-power variable gain amplifier,” in 2005 IEEE Symp. VLSI Circuits Dig. Tech. Papers, Jun. 2005, pp. 114–117. [31] Hassan Faraji Baghtash, “A 37-μW, binary-weighted PGA based on a novel degeneration transistor-ladder,” IEEE Transactions on Circuits and Systems II, Express Briefs, vol. 65, no. 1, pp. 36-40, Jan. 2018. [32] P. K. Tsai, P. C. Ku, C. C. Lu, C. M. Shih and L. H. Lu, “A precise decibel-linear programmable-gain amplifier for ultrasound imaging receivers,” 2016 International Symposium on VLSI Design, Automation and Test (VLSI-DAT), Hsinchu, pp. 1-4, 2016,. [33] Weiping Wu, Lei Zhang, Li Zhang, Yan Wang, and Zhiping Yu, “An Accurate dB-Linear Programmable-Gain Amplifier with Temperature-Robust Characteristic,” in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS), May 2018. [34] Chan Tat Fu and Howard Luong, “A CMOS linear-in-dB high-linearity variable-gain amplifier for UWB receivers,” in IEEE Asia Solid-State Circuits Conference, pp. 103-106, Nov. 2007. [35] H. Elwan, A. Tekin, and K. Pedrotti, “A differential-ramp based 65 dB-linear VGA technique in 65 nm CMOS,” IEEE Journal of Solid-State Circuits, vol. 44, no. 9, pp. 2503–2514, Sep. 2009. [36] Z. Chen, Y. Zheng, C. Choong, and M. Je, “A low-power variable-gain amplifier with improved linearity: Analysis and design,” IEEE Transactions on Circuits and Systems I, Reg. Papers, vol. 59, no. 10, pp. 2176–2185, Oct. 2012. [37] C. Bai, J. Wu, C. Chen, and X. Deng, “A 35-dBm OIP3 CMOS constant bandwidth PGA with extended input range and improved common-mode rejection,” IEEE Transactions on Circuits and Systems II, Express Briefs, vol. 64, no. 8, pp. 922-926, Aug. 2017. [38] L. Acosta, G. Carvajal, J. Ramirez-Angulo, and A. Lopez-Martin, “A simple approach for the implementation of CMOS amplifiers with constant bandwidth independent of gain,” in Proc. IEEE ISCAS, 2008, pp. 292–295. [39] Mohammad Taherzadeg-Sani, and Anas A. Hamoui, “Digital Background Calibration of Capacitor-Mismatch Errors in Pipelined ADCs,” IEEE Transactions on Circuits and Systems II, Express Briefs, vol. 53, no. 9, pp. 966-970, Sep. 2006. [40] Binbin Lyu, Wengao Lu, Sijia Yang, Zhongjian Chen, and Yacong Zhang, “A self-adaptive digital calibration technique for multi-channel high resolution capacitive SAR ADCs,” IEEE 12th International Conference on ASIC (ASICON), pp. 730-733, 2017. [41] M. Parlak, M. Matsuo, and J. Buckwalter, “A 6-bit wideband variable gain amplifier with low group delay variation in 90nm CMOS,” in IEEE Silicon Monolithic Integr. Circuits RF Syst. Top. Meeting, Santa Clara, CA, USA, Jan. 2012, pp. 147-150. [42] S. Tsou, C. Li, and P. Huang, “A low-power CMOS linear-in-decibel variable gain amplifier with programmable bandwidth and stable group delay,” IEEE Transactions on Circuits and Systems II, Express Briefs, vol. 53, no. 12, pp. 1436-1440, Dec. 2006. | |
dc.identifier.uri | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/71922 | - |
dc.description.abstract | 本論文針對可程式化增益放大器(Programmable Gain Amplifier, PGA)與可變增益放大器(Variable Gain Amplifier, VGA)提出了幾種增益控制機制。在無線通訊系統中,天線接收到的訊號變化劇烈,因此需要一個精確的分貝線性VGA或PGA,將接收訊號的動態範圍,轉換至類比轉數位轉換器可接受的範圍。本論文中也討論且分析了幾種可變增益放大器的架構,以及近似指數函數。為了得到寬分貝線性增益範圍與低增益誤差的特性,提出的PGA及VGA分別採用了增益範圍補償及假指數函數近似的技巧。PGA與VGA皆以0.18-μm互補式金屬氧化物半導體製程製作。串接的PGA 晶片面積為0.08平方毫米,功耗為3.83毫瓦,在0.21分貝的增益誤差下,可以達到69.9 分貝的增益範圍,並且在最高增益與最低增益的3分貝頻寬量測結果分別為19 M赫茲與315 M赫茲。單級的VGA晶片面積為0.035平方毫米,功耗為0.92毫瓦,在0.35分貝的增益誤差下,可以達到40.2 分貝的增益範圍,並且在最高增益與最低增益的3分貝頻寬量測結果分別為20.9 M赫茲與240 M赫茲。 | zh_TW |
dc.description.abstract | Several gain control mechanisms for the design of programmable gain amplifier (PGA) and variable gain amplifier (VGA) are presented in this thesis. In wireless communication systems, the received signal changes significantly. Therefore, an accurate decibel (dB)-linear PGA or VGA is required to convert the dynamic range of received signal into an acceptable range for the analog-to-digital converter (ADC). Several variable gain amplifier architectures and exponential-approximation functions are discussed and analyzed in this thesis. In order to obtain the characteristics of wide dB-linear gain range and small gain error, the gain-range-compensating technique and a pseudo-exponential approximation method are proposed and adopted in the cascading PGA and the single-stage VGA, respectively. Both PGA and VGA are fabricated in the 0.18-μm CMOS process. The cascading PGA occupies an area of 0.08 mm2, consuming a dc power of 3.83 mW. A gain range of 69.9 dB with 0.21 dB gain error is achieved. The 3-dB bandwidth is measured from 19 MHz to 315 MHz in the maximum and minimum gain setting, respectively. The single-stage VGA occupies an area of 0.035 mm2. The power consumption of the core circuit is 0.92 mW. A gain range of 40.2 dB with 0.35 dB gain error is achieved. The 3-dB bandwidth is measured from 20.9 MHz to 240 MHz in the maximum and minimum gain setting, respectively. | en |
dc.description.provenance | Made available in DSpace on 2021-06-17T06:15:05Z (GMT). No. of bitstreams: 1 ntu-107-R05943015-1.pdf: 2647612 bytes, checksum: 001235f114479fdcfe94dbba6c2bdd56 (MD5) Previous issue date: 2018 | en |
dc.description.tableofcontents | 致謝................................................................................................i
摘要..............................................................................................iii Abstract............................................................................................v Contents..........................................................................................vii List of Figures....................................................................................ix List of Tables...................................................................................xiii Chapter 1 Introduction.............................................................................1 1.1 Motivation..................................................................................1 1.2 Thesis Organization.........................................................................4 Chapter 2 Background of Variable Gain Amplifier....................................................5 2.1 Bandwidth...................................................................................5 2.2 Linearity...................................................................................6 2.3 Noise.......................................................................................9 2.3.1 Thermal noise...............................................................................9 2.3.2 Flicker noise..............................................................................10 2.4 dB-linear Functions........................................................................12 2.5 Classical Designs of Variable Gain Amplifier...............................................16 Chapter 3 Cascading Programmable Gain Amplifier with Small Gain Error Characteristic......21 3.1 Overview...................................................................................21 3.2 Hybrid-Exponential Function................................................................22 3.3 The Gain-Error-Shifting Technique (GEST) and Gain-Range-Compensating Technique (GRCT)......24 3.4 Circuit Implementation.....................................................................31 3.5 Experimental Results.......................................................................47 3.6 Summary....................................................................................51 Chapter 4 Single-stage Variable Gain Amplifier with Low Power Characteristic......................53 4.1 Overview...................................................................................53 4.2 Pseudo-exponential approximation...........................................................54 4.3 The slope and intercept point in overdrive voltage.........................................60 4.4 Circuit Implementation.....................................................................62 4.5 Experimental Results.......................................................................71 4.6 Summary....................................................................................76 Chapter 5 Conclusion and Future Works.............................................................79 5.1 Conclusion.................................................................................79 5.2 Future Work................................................................................81 References.........................................................................................83 | |
dc.language.iso | en | |
dc.title | 低增益誤差CMOS可變增益放大器之設計 | zh_TW |
dc.title | Designs of CMOS Variable Gain Amplifiers for Low-Gain-Error Applications | en |
dc.type | Thesis | |
dc.date.schoolyear | 107-1 | |
dc.description.degree | 碩士 | |
dc.contributor.oralexamcommittee | 林宗賢,黃俊郎,郭建男 | |
dc.subject.keyword | wireless receiver,amplifier, | zh_TW |
dc.subject.keyword | 無線接收器,放大器, | en |
dc.relation.page | 89 | |
dc.identifier.doi | 10.6342/NTU201804110 | |
dc.rights.note | 有償授權 | |
dc.date.accepted | 2018-09-11 | |
dc.contributor.author-college | 電機資訊學院 | zh_TW |
dc.contributor.author-dept | 電子工程學研究所 | zh_TW |
顯示於系所單位: | 電子工程學研究所 |
文件中的檔案:
檔案 | 大小 | 格式 | |
---|---|---|---|
ntu-107-1.pdf 目前未授權公開取用 | 2.59 MB | Adobe PDF |
系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。