請用此 Handle URI 來引用此文件:
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/71531
完整後設資料紀錄
DC 欄位 | 值 | 語言 |
---|---|---|
dc.contributor.advisor | 盧信嘉 | |
dc.contributor.author | Wen-Yu Wang | en |
dc.contributor.author | 王文裕 | zh_TW |
dc.date.accessioned | 2021-06-17T06:02:37Z | - |
dc.date.available | 2019-01-30 | |
dc.date.copyright | 2019-01-30 | |
dc.date.issued | 2019 | |
dc.date.submitted | 2019-01-29 | |
dc.identifier.citation | [1]林高洲,寬頻衛星通訊系統之運用與展望,Available: http://www.cteccb.org.tw/pdf/IECQ-47-6.pdf
[2]劉輝,衛星通信Ku/Ka雙頻段雙鏈路應,Available: https://read01.com/zh-tw/j4Pz4m.html#.W5e2μm4zapr [3]雷鋒網,解析5G背後的核心技術:波束成形,Available: https://kknews.cc/tech/aong82g.html [4]紀鈞翔,滿足5G高頻發展需求:主動式相位陣列天線露頭角,Available: http://www.2cm.com.tw/technologyshow_content.asp?sn=1509250012 [5]D. Kholodnyak, E. Serebryakova, I.vendik and O. Vendik, 'Broadband digital phase shifter based on switchable right- and left-handed transmission line sections,' IEEE Microwave and Wireless Components Letters, vol. 16, no. 5, pp. 258-260, May 2006. [6]S. Y. Zheng, W. S. Chan and K. F. Man, 'Broadband phase shifter using loaded transmission line,' IEEE Microwave and Wireless Components Letters, vol. 20, no. 9, pp. 498-500, Sept. 2010. [7]F. Ellinger, H. Jackel and W. Bachtold, ' Varactor-loaded transmission-line phase shifter at C-band using lμmped elements,' IEEE Transactions on Microwave Theory and Techniques, vol. 51, no. 4, pp. 1135-1140, April 2003. [8]W. Li, Y. Kuo, Y. Wu, J. Cheng, T. Huang and J. Tsai, 'An X-band full-360° reflection type phase shifter with low insertion loss,' 2012 European Microwave Conference, Amsterdam, Nederland, Oct. 2012, pp. 1134-1137. [9]Yun-Chieh Chiang, Wei-Tsung Li, Jeng-Han Tsai and Tian-Wei Huang, 'A 60GHz digitally controlled 4-bit phase shifter with 6-ps group delay deviation,' 2012 IEEE/MTT-S International Microwave Symposiμm Digest, Montreal, Canada, August 2012, pp. 1-3. [10]Gyeong-Seop Shin, Jae-Sun Kim, Hyun-Myung Oh, Sunkyu Choi, Chul Woo Byeon ; Ju Ho Son, Jeong Ho Lee and Choul-Young Kim., 'Low insertion loss, compact 4-bit phase shifter in 65 nm CMOS for 5G applications,' IEEE Microwave and Wireless Components Letters, vol. 26, no. 1, pp. 37-39, Jan. 2016. [11]W. Li, Y. Chiang, J. Tsai, H. Yang, J. Cheng and T. Huang, '60-GHz 5-bit phase shifter with integrated VGA phase-error compensation,' IEEE Transactions on Microwave Theory and Techniques,vol. 61, no. 3, pp. 1224-1235, March 2013. [12]E. V. Balashov and I. A. Rumyancev, 'A fully integrated 6-bit vector-sum phase shifter in 0.18 μm CMOS,' 2015 International Siberian Conference on Control and Communications (SIBCON), Omsk, Russia, July 2015, pp. 1-5. [13]B. Cetindogan, E. Ozeren, B. Ustundag, M. Kaynak and Y. Gurbuz, 'A 6-bit vector-sum phase shifter with a decoder based control circuit for X-band phased-arrays,' IEEE Microwave and Wireless Components Letters, vol. 26, no. 1, pp. 64-66, Jan. 2016. [14] B. Cetindogan, B. Ustundag, A. Burak, M. Wietstruck, M. Kaynak and Y. Gurbuz, 'A 5–13 GHz 6-bit vector-sum phase shifter with +3.5 dBm IP1dB in 0.25-μm SiGe BiCMOS,' 2017 Asia Pacific Microwave Conference (APMC), Kuala Lumpur, Malaysia, Jan. 2017, pp. 1111-1114. [15]F. Akbar and A. Mortazawi, 'A frequency tunable 360° analog CMOS phase shifter with an adjustable amplitude,' IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 64, no. 12, pp. 1427-1431, Dec. 2017. [16]C. Wang, H. Wu, M. Chiang and C. C. Tzuang, 'A 24 GHz CMOS miniaturized phase-invertible variable attenuator incorporating edge-coupled synthetic transmission lines,' 2009 IEEE MTT-S International Microwave Symposium Digest, Boston, United States, July 2009, pp. 841-844. [17]C. Wang, H. Wu and C. C. Tzuang, 'CMOS Passive phase shifter with group-delay deviation of 6.3 ps at K-band,' IEEE Transactions on Microwave Theory and Techniques, vol. 59, no. 7, pp. 1778-1786, July 2011. [18]I. S. Song, J. G. Lee, G. Yoon and C. S. Park, 'A low power LNA-phase shifter with vector sum method for 60 GHz beamforming receiver,' IEEE Microwave and Wireless Components Letters, vol. 25, no. 9, pp. 612-614, Sept. 2015. [19]P. Peng, J. Kao and H. Wang, 'A 57-66 GHz vector sum phase shifter with low phase/amplitude error using a wilkinson power divider with LHTL/RHTL elements,' 2011 IEEE Compound Semiconductor Integrated Circuit Symposium (CSICS), Waikoloa, United States, Nov. 2011, pp. 1-4. [20]Chia-Yu Hsieh, Jui-Chih Kao, J. J. Kuo and K. Y. Lin, 'A 57–64 GHz low-phase-variation variable-gain amplifier,' 2012 IEEE/MTT-S International Microwave Symposium Digest, Montreal, Canada, August 2012, pp. 1-3. [21]Pen-Jui Peng, “Design of phase shifter for microwave and millimeter-wave applications,” Graduate Institute of Communication Engineering Master Thesis, National Taiwan University, June 2010. [22]K. Koh and G. M. Rebeiz, '0.13-μm CMOS phase shifters for X-, Ku-, and K-band phased arrays,' IEEE Journal of Solid-State Circuits, vol. 42, no. 11, pp. 2535-2546, Nov. 2007. [23]T. Maruyama, K. Tsutsumi, E. Taniguchi and M. Shimozawa, '1.4 deg.-rms 6-bit vector-sum phase shifter calibrating I-Q generator error by VGA for high SHF wide-band massive MIMO in 5G,' 2016 Asia-Pacific Microwave Conference (APMC), New Delhi, India, Dec. 2016, pp. 1-4. | |
dc.identifier.uri | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/71531 | - |
dc.description.abstract | 本論文設計兩個向量和式相移器,第一顆晶片為使用主動IQ訊號產生器之Ka頻段向量和相移器,可應用於衛星接收系統。而第二顆晶片為具相位補償之Ka頻段向量和相移器,可應用於5G毫米波通訊系統。
第一個電路使用主動IQ訊號產生器,來提供具有增益之正交訊號,接著經雙相調變器的開與關,來達到訊號的反向,因此能提供出四個象限之訊號,最後結由向量加法器來調整I與Q路徑之訊號大小,進而合成所需相位。此電路採用台積電0.18 μm CMOS製程來實現,在19 GHz量測之均方根相位與增益誤差分別為0.31°與0.63 dB,平均|S21|為-1.25 dB,平均直流功耗約為10 mW。 第二個電路使用被動90°耦合器,正交訊號傳遞至雙相調變器,來產生四個象限,而兩路訊號分別送至具有相位補償的可調增益放大器,放大器之中間級為調整級,如此一來,最後一級之疊接放大器可以屏障輸出阻抗之變化,可以有較好之輸出反射損耗表現,相位補償的部分同樣在中間級,我們在疊接放大器共閘極的閘極端接上小電容與共源極的源極端加上電感,來抑制相位變化。此電路也採用台積電0.18 μm CMOS製程來實現,在28 GHz量測之均方根相位與增益誤差分別為0.6°與0.57 dB,平均|S21| 為-4.73 dB,直流功耗小於10.5 mW。 | zh_TW |
dc.description.abstract | This thesis presents two vector-sum phase shifters. The first vector-sum phase shifter uses active IQ signal generator and can be used for satellite receiver system at Ka band. The second one uses phase compensation variable gain amplifier and can be used for 5G millimeter wave communication system at Ka band.
The first phase shifter uses active IQ signal generator to provide positive quadrature signal, these signals can then be inverted by bi-phase modulators, so we can generate signals at four quadrants. Finally, we use vector adder to adjust amplitude of I/Q signals, and synthesize desired phase. This circuit is implemented by TSMC 0.18 μm CMOS technology. The measured RMS phase error and amplitude error at 19 GHz are 0.31° and 0.63 dB, the average gain is -1.25 dB and average DC power consumption is 10 mW. The second phase shifter use passive 90° coupler, and bi-phase modulator to generate signals at four quadrants, I/Q signals then go through at 3-stage variable gain amplifier with phase compensation. The final stage of variable gain amplifier is a cascode amplifier which can reduce the variation of output impedance under phase change. The phase compensation is implemented in the middle stage, to mitigate the phase variation, by connecting a small varactor to common gate of cascode amplifier and inductor to common source of cascode amplifier. This circuit is implemented by TSMC 0.18 μm CMOS technology, the measured RMS phase error and amplitude error at 28 GHz are 0.6° and 0.57 dB, the average gain is -4.73 dB and average DC power consumption is lower than 10.5 mW. | en |
dc.description.provenance | Made available in DSpace on 2021-06-17T06:02:37Z (GMT). No. of bitstreams: 1 ntu-108-R05943178-1.pdf: 6265206 bytes, checksum: 4dcd01d043e13a88f27ed63dd5bd9e3d (MD5) Previous issue date: 2019 | en |
dc.description.tableofcontents | Chapter 1 簡介 1
1.1 研究動機與背景 1 1.2 文獻回顧 4 1.3 論文貢獻 5 1.4 章節重點介紹 5 Chapter 2 相移器電路介紹 7 2.1 簡介 7 2.2 相移器設計重要參數 7 2.2.1 均方根相位誤差(RMS phase error) 7 2.2.2 均方根增益誤差(RMS amplitude error) 7 2.3 相移器電路簡介 8 2.3.1 固定式相移器 8 2.3.2 可調式相移器 10 Chapter 3 本論文相移器電路設計 23 3.1 使用主動IQ訊號產生器之Ka頻段向量和相移器 23 3.1.1 電路設計與設計流程 23 3.1.2 主動式90°耦合器設計 26 3.1.3 雙相調變器設計 35 3.1.4 向量合成器設計 40 3.1.5 整體電路模擬 47 3.2 具相位補償之Ka頻段向量和相移器 59 3.2.1 電路設計與設計流程 59 3.2.2 被動電路設計 61 3.2.3 主動電路設計 70 3.2.4 整體電路模擬 81 Chapter 4 電路佈局與量測結果 95 4.1 印刷電路板設計 95 4.1.1 使用主動IQ訊號產生器之Ka頻段向量和相移器電路板設計 95 4.1.2 具相位補償之Ka頻段向量和相移器電路板設計 97 4.2 偏壓及控制電壓產生方式 98 4.3 量測環境 101 4.4 使用主動IQ訊號產生器之Ka頻段向量和相移器量測 102 4.4.1 電路佈局 102 4.4.2 量測結果與討論 103 4.4.3 規格比較表 112 4.5 具相位補償之Ka頻段向量和相移器量測 113 4.5.1 電路佈局 113 4.5.2 量測結果與討論 115 4.5.3 規格比較表 121 Chapter 5 結論與問題討論 123 5.1 結論 123 5.2 問題討論 124 5.2.1 主動式90°耦合器與傳統耦合器加上放大器比較 124 5.2.2 使用主動IQ訊號產生器之Ka頻段向量和相移器線性度探討 128 參考文獻 129 | |
dc.language.iso | zh-TW | |
dc.title | 使用CMOS製程應用於5G通訊毫米波頻段與Ka頻段衛星接收系統相移器晶片 | zh_TW |
dc.title | Phase Shifters for 5G Communication at Millimeter Wave Band and Ka-Band Satellite System Using CMOS Process | en |
dc.type | Thesis | |
dc.date.schoolyear | 107-1 | |
dc.description.degree | 碩士 | |
dc.contributor.oralexamcommittee | 林坤佑,蔡政翰,張鴻埜,王多柏 | |
dc.subject.keyword | 衛星系統,5G通訊,Ka頻帶,向量和式相移器,主動耦合器,相位補償,可調增益放大器, | zh_TW |
dc.subject.keyword | satellite system,5G communication,Ka band,vector sum phase shifter,active coupler,phase compensation,variable gain amplifier, | en |
dc.relation.page | 132 | |
dc.identifier.doi | 10.6342/NTU201900079 | |
dc.rights.note | 有償授權 | |
dc.date.accepted | 2019-01-29 | |
dc.contributor.author-college | 電機資訊學院 | zh_TW |
dc.contributor.author-dept | 電子工程學研究所 | zh_TW |
顯示於系所單位: | 電子工程學研究所 |
文件中的檔案:
檔案 | 大小 | 格式 | |
---|---|---|---|
ntu-108-1.pdf 目前未授權公開取用 | 6.12 MB | Adobe PDF |
系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。