請用此 Handle URI 來引用此文件:
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/70803
完整後設資料紀錄
DC 欄位 | 值 | 語言 |
---|---|---|
dc.contributor.advisor | 洪銘輝(Minghwei Hong) | |
dc.contributor.author | Jun-Hao Huang | en |
dc.contributor.author | 黃俊豪 | zh_TW |
dc.date.accessioned | 2021-06-17T04:39:05Z | - |
dc.date.available | 2018-08-21 | |
dc.date.copyright | 2018-08-21 | |
dc.date.issued | 2018 | |
dc.date.submitted | 2018-08-07 | |
dc.identifier.citation | [1] J. Bardeen and W. H. Brattain, Physical Review, vol. 74 pp. 230-231, 1948.
[2] D. Kahng, U. S. Patent No. 3,102,230, August 27, 1963. [3] http://www.techrepublic.com/blog/cio-insights/peter-cochranes-blog-tech-growth-and-decline-why-people-just-cant-do-the-maths/ [4] https://www.notebookcheck.net/Review-Intel-Ivy-Bridge-Quad-Core-Processors.73624.0.html [5] K. H. Shiu, T. H. Chiang, P. Chang, L. T. Tung, M. Hong, J. Kwo, and W. Tsai, Appl. Phys. Lett. 2008, 92, 172904. [6] L. K. Chu, T. D. Lin, R. L. Chu, Y. J. Lee, W. C. Lee, C. C. Chang, J. Kwo, and M. Hong, Appl. Phys. Lett. 2009, 94, 202108. [7] K. Tomida, K. Kita, and A. Toriumi, Appl. Phys. Lett. 2006, 89, 142902. [8] Z. K. Yang, W. C. Lee, Y. J. Lee, P. Chang, M. L. Huang, M. Hong, C. -H. Hsu and J. Kwo, Appl. Phys. Lett. 2007, 90, 152908. [9] Z. K. Yang, W. C. Lee, Y. J. Lee, P. Chang, M. L. Huang, M. Hong, K. L. Yu, M.-T. Tang, B. -H. Lin, C.-H. Hsu, and J. Kwo, Appl. Phys. Lett. 2007, 91, 202909. [10] D. A. Muller, T. Sorsch, S. Moccio, F. H. Baumann, K. Evans-Lutterodt and G. Timp, Nature 399, 758-761, 1999. [11] http://www.maltiel-consulting.com/Integrating_high-k_Metal_Gate_first_or_last_maltiel_semiconductor.html [12] J. Robertson and B. Falabretti, “Band offset of high oxides on III-V semiconductors”, J. Appl. Phys. 100, 014111 (2006). [13] K. Kukli, J. Ihanus, M. Ritala, and M. Leskela, Appl. Phys. Lett. 68, 3737 (1996). [14] J. Aarik, A. Aidla, A. A. Kiisler, T. Uustare, and V. Sammelselg, Thin Solid Films 340, 110 (1999). [15] D. R. G. Mitchell, A. Aidla, and J. Aarik, Appl. Surf. Sci. 253, 606 (2006). [16] M. Gutowski, J. E. Jaffe, C. L. Liu, M. Stoker, R. I. Hegde, R. S. Rai, and P. J. Tobin, Appl. Phys. Lett. 80, 1897 (2002). [17] H. Y. Yu, N. Wu, M. F. Li, C. X. Zhu, B. J. Cho, D. L. Kwong, C. H. Tung, J. S Pan, J. W. Chai, W. D. Wang, D. Z. Chi, C. H. Ang, J. Z. Zheng, and S. Ramanathan, Appl. Phys. Lett. 81, 3618 (2002). [18] H. R. Huff, A. Hou, C. Lim, Y. Kim, J. Barnett, G. Bersuker, G. A. Brown, C. D. Young, P. M. Zeitzoff, J. Gutt, P. Lysaght, M. I. Gardner, and R. W. Murto, Microelectron. Eng. 69, 152 (2003). [19] K. Mistry, C. Allen, C. Auth, B. Beattie, D. Bergstrom, M. Bost, M. Brazier, M. Buehler, A. Cappellani, R. Chau, C. H. Choi, G. Ding, K. Fischer, T. Ghani, R. Grover, W. Han, D. Hanken, M. Hatttendorf, J. He, J. Hicks, R. Huessner, D. Ingerly, P. Jain, R. James, L. Jong, S. Joshi, C. Kenyon, K. Kuhn, K. Lee, H. Liu, J. Maiz, B. McIntyre, P. Moon, J. Neirynck, S. Pei, C. Parker, D. Parsons, C. Prasad, L. Pipes, M. Prince, P. Ranade, T. Reynolds, J. Sandford, L. Schifren, J. Sebastian, J. Seiple, D. Simon, S. Sivakumar, P. Smith, C. Thomas, T. Troeger, P. Vandervoorn, S. Williams, and K. Zawadzki, IEEE International Electron Devices Meeting, Vols 1 and 2, 247 (2007). [20] K. Mistry et al., IEDM Technical Digest, 2007. [21] NSM Archive-Physical Properties of Semiconductors. Available: http://www.ioffe.rssi.ru/SVA/NSM/Semicond/ W. H. Chang, C. H. Lee, P. Chang, Y. C. Chang, Y. J. Lee, J. Kwo, C. C. Tsai, J. M. Hong, C.-H. Hsu, and M. Hong, J. Cryst. Growth 2009, 311, 2183. [22] A. Lubow, S. I. Beigi and T. P. Ma, “Comparison of drive currents in metal-oxide-semiconductor field-effect-transistors made of Si, Ge, GaAs, InGaAs , and InAs channels” Appl. Phys. Lett. 96, 122105 (2010). [23] M. Hong, J. Kwo, T. D. Lin, and M. L. Huang, MRS Bulletin 34, 514 (2009). [24] T. D. Lin, Y. H. Chang, C. A. Lin, M. L. Huang, W. C. Lee, J. Kwo, and M. Hong, Appl. Phys. Lett. 100, 172110 (2012). [25] Y. Xuan, Y. Q. Wu, H. C. Lin, T. Shen, and P. D. Ye, IEEE Electron Device Letter 28, 935 (2007). [26] M. Hong, C.T. Liu, H. Reese, and J. Kwo, in: J.G. Webster (Ed.), Encyclopedia of Electrical and Electronics Engineering, vol. 19, John Wiley and Sons, New York, 1999, pp. 87-100, and references therein. [27] https://www.quizover.com/course/section/introduction-molecular-beam-epitaxy-by-openstax [28] http://www.imtek.de/professuren/nano/forschung/aldsurface. [29] http://www.engr.uky.edu/~cense/equipment/rtp.html [30] Teruhisa Akashi and Yasuhiro Yoshimura, J. Micromech. Microeng. 18 105004, 2008. [31] https://semiconductor.kaust.edu.sa/Pages/Brief%20of%20MOSCAP.aspx. [32] http://people.seas.harvard.edu/~jones/es154/lectures/lecture_4/mosfet/mos_models/mos_cap/mos_cap.html [33] Dieter K. Schroder, Semiconductor Material and Device Characterization, Third Edition, Wiley (2006) [34] https://www.intechopen.com/books/physics-and-technology-of-silicon-carbide-devices/materials-and-processing-for-gate-dielectrics-on-silicon-carbide-sic-surface [35] Dieter K. Schroder: “Semiconductor Material and Device Characterization 3rd [36] Nicollian & Brews: “MOS Physics and Technology”, p.200, Wiley Interscience, [37] E. H. Nicollian and A. Goetzberger, Bell Stst. Tech. J. 46, 1055-1133 (1967) [38] C.N. Berglund IEEE Trans. Electron Dev, 13 (1966) 701-705 [39] https://www.bing.com/images/search?view=detailV2&ccid=qjxUdKFp&id=ED1C4D4A86374B1C7C3423434660FCAFC6C1D660&thid=OIP.qjxUdKFpwbKnajYWfXh5AAEsDc&q=mosfet+cross+section&simid=608036082259464004&selectedIndex=49&ajaxhist=0. [40] http://slideplayer.com/slide/6068809/ [41] http://www.electronics-tutorials.ws/transistor/tran_6.html [42] http://www.electronics-tutorials.ws/transistor/tran_6.html [43] International Technology Roadmap for Semiconductor 2012 edition. Available: http://www.itrs.net/Links/2012ITRS/Home2012.htm. [44] H.H. Berger, Solid State Electronics, 15 145, 1975. [45] J. F. Ziegler. James Ziegler – SRIM & TRIM. Available: http://www.srim.org/ [46] J. F. Ziegler, M. D. Ziegler, and J. P. Biersack, “SRIM – The stopping and range of ions in matter (2010),” Nucl. Instr. Meth. B, vol. 268, pp. 1818-1823, 2010. [47] Y. C. Wang, M. Hong, J. M. Kuo, J. P. Mannaerts, J. Kwo, H. S. Tsai, J. J. Krajewski, J. S. Weiner, Y. K. Chen and A. Y. Cho, “Compound Semiconductor MOSFET's Using (Ga,Gd)2O3 as Gate Dielectric” Mat. Res. Soc. Symp. Proc. 573, 219-225, (1999). [48] P. Chang, W. C. Lee, T. D. Lin, C. H. Hsu, J. Kwo and M. Hong, “MBE-Enabling technology beyond Si CMOS” J. Cryst. Growth 323, 511-517 (2011). [49] M. Hong, D. Vakhshoori, J. P. Mannaerts, F. A. Thiel and J. D. Wynn, “In situ nonalloyed ohmic contacts to p-GaAs” J. Vac. Sci. Technol. B 12, 1047-1049 (1994). [50] Z. Liliental-Weber, J. Washburn, N. Newman, W. E. Spicer and E. R. Weber, “Morphology of Au/GaAs interfaces” Appl. Phys. Lett. 49, 1514-1516 (1986). [51] Y. C. Shih, M. Murakami, E. L. Wilkie and A. C. Callegari, “Effect of interfacial microstructure on uniformity and thermal stability of AuNiGe ohmic contact to n-type GaAs” J. Appl. Phys. 62, 582-590 (1987). [52] K. A. Jones, M. W. Cole, W. Y. Han, D. W. Eckart, K. P. Hilton, M. A. Crouch and B. H. Hughes, “Comparison of PdGeTiPt and NiGeAu ohmic contacts to n-GaAs and PdGeTiPt and TiPd contacts to p+-GaAs” J. Appl. Phys. 82, 1723-1729, (1997). [53] D. R. Collins, D. K. Schroder and C. T. Sah, “Gold Diffusivities in SiO2 and Si Using The MOS structure” Appl. Phys. Lett. 8, 323-325 (1966). [54] D. R. Collins, “The Effect of Gold on the Properties of the Si-SiO2 System” J. Appl. Phys. 39, 4133-4143 (1968). [55] T. Sands, E. D. Marshall, and L. C. Wang, “Solid-phase regrowth of compound semiconductors by reaction-driven decomposition of intermediate phases” J. Mater. Res. 3, 914-921 (1988). [56] P. H. Hao, L. C. Wang, F. Deng, S. S. Lau, and J. Y. Cheng, “On the low resistance Au/Ge/Pd ohmic contact to n-GaAs” J. Appl. Phys. 79, 4211-4215 (1996). [57] Y. C. Chang, W. H. Chang, C. Merckling, J. Kwo and M. Hong, Appl. Phys. Lett. 102, 093506 (2013). | |
dc.identifier.uri | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/70803 | - |
dc.description.abstract | 過去幾十年來都以矽及二氧化矽為材料所製作之互補式金氧半場效電晶體(CMOS) ,業界為了提升元件性能及製程成本而不斷縮小尺寸以符合摩爾定律,然而在邁入10奈米技術結點後其微縮將面臨材料本質特性上的限制及物理極限,使製程微縮效益降低及成本上升。
三五族化合物半導體相對於矽半導體擁有較高的電子遷移率,在相同的電晶體尺寸下三五族化合物半導體可以擁有較高的輸出電流及較快的操作速度,所以三五族化合物半導體被視為取代矽基材的重要材料之一。砷化鎵和業界所使用的矽和二氧化矽之介面不同,砷化鎵和高介電係數氧化層很難擁有良好的介電特性,因此在電容電壓的量測下,頻率分散及很高的介面缺陷是很常見的現象。 本實驗利用分子束磊晶成長高品質砷化鎵在砷化鎵基板並成長砷化銦镓為通道材料,接著在高真空的條件下將樣品傳到氧化物成長腔體再利用分子束磊晶及原子層沉積成長高介電係數氧化釔及氧化鋁,再以氧化鋁/氧化釔/砷化銦镓/砷化鎵結構製作金氧半元件。透過電容電壓量測,頻率於500~1M H之間,在累積區(accumulation region)有極低的頻率分散(~3%),很小的介面缺陷(~3.5×1011 eV-1cm-2)及很高的熱穩定性(~1000℃)。以氧化鋁/氧化釔/砷化銦鎵/砷化鎵結構搭配金屬閘極所製作之自我對準反轉n型通道砷化鎵基金氧半場效電晶體已成功實現,在閘極長度1 μm,閘極寬度 5μm的元件中展示最大汲極電流9.6 μA/μm以及最大的開關電流比 ~104.5 之特性。 此優異的電性結果表示本實驗成長之異質結構有很好的高溫穩定性及介面特性,同時也展現了三五族半導體應用於未來高效能與低功耗的電子元件中具有相當優秀的潛力。 | zh_TW |
dc.description.abstract | Si-based metal oxide semiconductor field-effect -transistors (MOSFETs) have undergone extreme scaling in the past few decades fulfilling Moore's law. As the production for 7 nm node complementary MOS (CMOS) is around the corner, diverse solutions have been proposed for future high speed CMOS devices. Among them, introducing high carrier mobility III-V compound semiconductors as channel material is a very promising approach. It provides an effective way to enhance the device performance having less power consumption without the need for further aggressive scaling.
In this thesis, low interfacial trap density (Dit) and high temperature thermal stability have been achieved with in-situ molecular-beam-epitaxy (MBE) Y2O3 on In0.1Ga0.9As (001). In this work, the hetero-structure has endured 1000 oC post deposition annealing while maintaining a leakage current density at 10-8 A/cm-2 and well-behaved capacitance-voltage (C-V) characteristics. Ultra-low frequency dispersions of 3% and 11.8% in C-V at accumulation region were obtained on p-type and n-type In0.1Ga0.9As(001), respectively. Low Dit values of (3.5-20)×1011 eV-1cm-2 were extracted by quasi-static CV (QSCV) in the whole bandgap of InGaAs. Therefore, in-situ MBE-Y2O3 has effectively passivated In0.1Ga0.9As (001) with excellent thermal stability at very high temperatures and a low Dit, critical for enabling the fabrication of high performance InGaAs MOSFETs. The device performance of a 1 µm gate length self-aligned inversion-channel In0.1Ga0.9As MOSFET on GaAs (001) substrate using a gate dielectric of Al2O3 (5 nm thick)/Y2O3 (1.5 nm thick) with a maximum drain current of 9.6 μA/μm. For improve the device performance, we deposition SiO2 to protect gate region before ion-implantation process, the drain leakage current in off-state and Ion/Ioff ratio are improve from 10-4 μA/μm to 10-7 μA/μm and 2.7 to 4.5 respectively. | en |
dc.description.provenance | Made available in DSpace on 2021-06-17T04:39:05Z (GMT). No. of bitstreams: 1 ntu-107-R04943072-1.pdf: 3673527 bytes, checksum: 455a48204f8040582280bbba532d4fa2 (MD5) Previous issue date: 2018 | en |
dc.description.tableofcontents | 口試委員會審定書 #
誌謝 i 中文摘要 i ABSTRACT i CONTENTS i LIST OF FIGURES i LIST OF TABLES xv Chapter 1 Introduction 1 1.1 Si transistor and Moore’s Law 1 1.2 Scaling technology of Si CMOS 2 1.3 High-ĸ Dielectrics on III-V Compound Semiconductors 4 1.3.1 High-ĸ Dielectrics 4 1.3.2 III-V Compound Semiconductors 8 1.4 Oxide/Semiconductor interface 10 1.5 Motivation 11 Chapter 2 Instrumentation and Theory 12 2.1 Molecular Beam Epitaxy (MBE) 12 2.2 Atomic Layer Deposition (ALD) 14 2.3 Rapid Thermal Processing (RTP) 15 2.4 Inductively Coupled Plasma Reactive Ion Etching (ICP-RIE) 16 2.5 Basic theory and structure of Metal-Oxide-Semiconductor Capacitor (MOSCAP) 17 2.6 Cpapcitance-Voltage (C-V) characteristics of MOS capacitor structure 19 2.7 Type of Oxide Charges 23 2.8 Extraction Interfacial States Density (Dit) from MOS capacitor 29 2.8.1 Conductance method 29 2.8.2 Terman method 31 2.8.3 Quasi-Static Capacitance-Voltage method 32 2.9 Basic principle and structure of Metal-Oxide-Semiconductor Field-Effect-Transistors (MOSFETs) 33 2.9.1 Enhancement-mode MOSFET 35 2.9.2 Depletion-mode MOSFET 37 2.10 Contact resistivity and sheet resistance 38 2.10.1 Contact resistivity and sheet resistance effect in the MOSFET device 38 2.10.2 Extraction specific contact resistivity and sheet resistance from Transmission Line Method (TLM) 39 Chapter 3 Experimental Procedures 41 3.1 Sample preparation 41 3.1.1 III-V semiconductor growth 41 3.1.2 High-k dielectric deposition 42 3.2 Post deposition annealing (PDA) treatments 42 3.3 Using Stopping and Range of Ions in Matter (SRIM) software package to simulate ion-implantation process 43 3.4 Pd/Ge/Ti/Ni ohmic contact on In0.1Ga0.9As/GaAs 45 3.5 MBE (or ALD)-Al2O3/MBE-Y2O3/In0.1Ga0.9As/GaAs MOSCAPs and MOSFETs fabrication 49 3.5.1 Process for In0.1Ga0.9As MOSCAPs 49 3.5.2 Process for In0.1Ga0.9As MOSFETs 50 3.6 MOSFET fabrication process improve 56 Chapter 4 Results and Discussions 62 4.1 Characteristics of MBE-Y2O3/In0.1Ga0.9As MOSCAPs 62 4.2 Dry etching high-k dielectrics and gate metal in the MOSFETs fabrication process 68 4.3 Electric characteristics of self-aligned inversion-channel In0.1Ga0.9As MOSFETs with in-situ MBE-Al2O3/MBE-Y2O3 as high-k gate dielectrics 70 4.3.1 The DC and C-V characteristics and C-V of MBE-Al2O3/MBE-Y2O3/ In0.1Ga0.9As/GaAs inversion-channel MOSFETs 71 4.4 Electric characteristics of self-aligned inversion-channel In0.1Ga0.9As MOSFETs with in-situ MBE-Al2O3 /MBE- Y2O3 as high-k gate dielectrics and SiO2 capping layer 77 4.4.1 The DC and C-V characteristics and C-V of MBE-Al2O3/MBE-Y2O3/ In0.1Ga0.9As/GaAs inversion-channel MOSFETs with SiO2 capping layer 78 Chapter 5 Conclusion and Future work 83 Appendix- I. Characteristics of MBE-Al2O3/MBE-HfO2/In0.1Ga0.9As/GaAs MOSCAPs 90 II. Dry etching of Al2O3 on single-crystal or amorphous Y2O3 bi-layer oxide stack 94 III. Thermal stability of ALD-TiN/ALD-Al2O3/MBE-Y2O3/ p-In0.1Ga0.9As/p-GaAs 99 | |
dc.language.iso | zh-TW | |
dc.title | 分子束磊晶成長氧化釔/砷化銦鎵之金氧半電容及
砷化鎵基反轉通道金氧半場效電晶體之電性研究 | zh_TW |
dc.title | Electrical properties of MBE-Y2O3/In0.1Ga0.9As MOS capacitors and GaAs-based inversion-channel MOSFETs | en |
dc.type | Thesis | |
dc.date.schoolyear | 106-2 | |
dc.description.degree | 碩士 | |
dc.contributor.coadvisor | 郭瑞年(J. Raynien Kwo) | |
dc.contributor.oralexamcommittee | 陳仕鴻,鄭秋平 | |
dc.subject.keyword | 頻率分散,砷化鎵,砷化銦?,氧化釔,氧化鋁,介面缺陷,三五族化合物半導體,高介電係數氧化層, | zh_TW |
dc.subject.keyword | Frequency dispersion,GaAs,InGaAs,Al2O3,Y2O3,Interfacial trap,III-V compound semiconductor,High-? dielectric, | en |
dc.relation.page | 105 | |
dc.identifier.doi | 10.6342/NTU201802424 | |
dc.rights.note | 有償授權 | |
dc.date.accepted | 2018-08-07 | |
dc.contributor.author-college | 電機資訊學院 | zh_TW |
dc.contributor.author-dept | 電子工程學研究所 | zh_TW |
顯示於系所單位: | 電子工程學研究所 |
文件中的檔案:
檔案 | 大小 | 格式 | |
---|---|---|---|
ntu-107-1.pdf 目前未授權公開取用 | 3.59 MB | Adobe PDF |
系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。