請用此 Handle URI 來引用此文件:
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/7059
完整後設資料紀錄
DC 欄位 | 值 | 語言 |
---|---|---|
dc.contributor.advisor | 陳德玉 | |
dc.contributor.author | Ching-Jan Chen | en |
dc.contributor.author | 陳景然 | zh_TW |
dc.date.accessioned | 2021-05-17T10:18:07Z | - |
dc.date.available | 2012-01-16 | |
dc.date.available | 2021-05-17T10:18:07Z | - |
dc.date.copyright | 2012-01-16 | |
dc.date.issued | 2011 | |
dc.date.submitted | 2011-11-16 | |
dc.identifier.citation | [1] F. C. Lee, P. Barbosa, P. Xu, J. Zhang, B. Yang, and F. Canales, “Topologies and design considerations for distributed power system applications,” in Proc. IEEE, vol. 89, no. 6, pp. 939–950, 2001.
[2] F. C. Lee, “Power supplies trends - from architecture to building blocks,” presented at National Semiconductor Virtual Laboratories Distinguished Faculty Seminar, 2010. Available at http://www.cpes.vt.edu [3] Texas Instrument document, “Power solutions for IntelR IMVP6.5 platform” Available at http://focus.ti.com/docs/solution/folders/print/563.html [4] C.-J. Chen, D. Chen, C.-S. Huang, M. Lee, and E. K.-L. Tseng, 'Modeling and design considerations of a novel high-gain peak current control scheme to achieve adaptive voltage positioning (AVP) for DC power converters,' IEEE Trans. Power Electronics, vol. 24, pp. 2942-2950, 2009. [5] C.-J. Chen, D. Chen, M. Lee, and E. K.-L. Tseng, 'Design and modeling of a novel high-gain peak current control scheme to achieve adaptive voltage positioning for DC power converters,' in Proc. IEEE Power Electronics Specialist Conference (PESC), 2008, pp. 3284-3290. [6] C.-J. Chen, D. Chen, C.-W. Tseng, C.-T. Tseng, Y.-W. Chang, and K.-C. Wang, 'A novel ripple-based constant on-time control with virtual inductor current ripple for Buck converter with ceramic output capacitors,' in Proc. IEEE Applied Power Electronics Conference and Exposition (APEC), 2011, pp. 1488-1493. [7] Y.-C. Lin, C.-J. Chen, D. Chen, and B. Wang, 'A novel ripple-based constant on-time control with virtual inductance and offset cancellation for DC power converters,' in Proc. IEEE Energy Conversion Congress and Exposition (ECCE), 2011, pp. 1244-1250. [8] E. Stanford, “Power delivery challenges in computer platforms,” Special session presentation of IEEE Applied Power Electronics Conf., 2006. [9] E. Stanford, “Power technology roadmap for microprocessor voltage regulators,” Special session presentation of IEEE Applied Power Electronics Conf., 2004, Available at http://www.apec-conf.org/2004/APEC04_SP1-1_Intel.pdf [10] K. Lee, “Dynamic performance analyses of current sharing control for DC/DC converters,” Ph. D dissertation, Virginia Tech, 2008. [11] Intel document, “Voltage regulator module (VRM) and enterprise voltage regulator-down (EVRD) 11.0 processor power delivery design guidelines,” November, 2006. [12] Intel document, “Voltage regulator-down (VRD) 11.1 processor power delivery design guidelines,” September, 2009. [13] Intel document, “Voltage regulator module (VRM) and enterprise voltage regulator-down (EVRD) 11.1 design guidelines,” September, 2009. [14] Intel document, “Voltage regulator module (VRM) and enterprise voltage regulator-down (EVRD) 11.1 processor power delivery design guidelines,” November, 2006. [15] X. Zhou, P.-L. Wong, P. Xu, Lee, F.C., A.Q. Huang, “Investigation of candidate VRM topologies for future microprocessors,” IEEE Trans. Power Electronics, pp. 1172 -1182, 2000. [16] X. Zhou, P. Xu and F. C. Lee, “A high power density, high frequency and fast transient voltage regulator module with a novel current sharing and current sharing technique,” in Proc. IEEE APEC, 1999, pp. 289-294. [17] J. Zhou, “High frequency, high current density voltage regulators,” Ph. D. dissertation, Virginia Tech, 2005. [18] C.-S. Lee, “Advanced control schemes for voltage regulators with adaptive voltage position (AVP) control,” Ph. D. dissertation, National Taiwan University, 2008. [19] K. Yao, Y. Ren, and F. C. Lee, 'Critical bandwidth for the load transient response of voltage regulator modules,' IEEE Trans. Power Electronics, vol. 19, pp. 1454-1461, 2004. [20] K. Yao, M. Xu, Y. Meng, and F.C. Lee, “Design considerations for VRM transient response based on the output impedance,” IEEE Trans. Power Electronics, vol. 18, pp. 1270~1277, 2003. [21] A. Waizman and C.-Y. Chung, 'Resonant free power network design using extended adaptive voltage positioning (EAVP) methodology,' IEEE Trans. Advanced Packaging, vol. 24, pp. 236-244, 2001. [22] J. R. Huang, S. C.-H. Wang, C. J. Lee, E. K.-L. Tseng, and D. Chen, “Native AVP control method for constant output impedance of DC power converters,” in Proc. IEEE PESC, 2007, pp. 2023~2028 . [23] J. Sun, J. Zhou, M. Xu , and F.C. Lee, “A novel input-side current sensing method to achieve AVP for future VRs,” IEEE Trans. Power Electronics, vol. 21, pp. 1235~1242, Sept. 2006. [24] W. Huang, D. Clavette, G. Schuellein, M. Crowther, and J. Wallace, 'System accuracy analysis of the multiphase voltage regulator module,' IEEE Trans. Power Electronics, vol. 22, pp. 1019-1026, 2007. [25] M. Lee, D. Chen, K. Huang, C.-W. Liu, and B. Tai, 'Modeling and design for a novel adaptive voltage positioning (AVP) scheme for multiphase VRMs,' IEEE Trans. Power Electronics, vol. 23, pp. 1733-1742, 2008. [26] M. Lee, D. Chen, K. Huang, E. Tseng ,and B. Tai, “Comparisons of three control schemes for adaptive voltage position (AVP) droop for VRMs applications,” in Proc. IEEE EPE-PEMC, 2006, pp.206~211. [27] A. V. Peterchev and S. R. Sanders, 'Load-line regulation with estimated load-current feedforward: Application to microprocessor voltage regulators,' IEEE Trans. Power Electronics, vol. 21, pp. 1704-1717, 2006. [28] K. Yao, K. Lee, M. Xu, and F.C. Lee, “Optimal design of the active droop control method for the transient response,” in Proc. IEEE APEC, 2003, vol. 2, pp. 718~723. [29] W. Huang , “The design of a high-frequency multiphase voltage regulator with adaptive voltage positioning and all ceramic capacitors” in Proc. IEEE APEC, 2005, vol. 1, pp. 270~275. [30] M. Lee, D. Chen, C.-W. Liu, K. Huang, E. Tseng, and B. Tai, “Compensator design for adaptive voltage positioning (AVP) for multiphase VRMs” in Proc. IEEE PESC, 2006, pp. 1~7. [31] K. Yao, Y. Ren, J. Sun, K. Lee, M. Xu, J. Zhou, and F. C. Lee, “Adaptive voltage position design for voltage regulators, ” in Proc. IEEE APEC, 2004, Vol. 1, pp. 272-278. [32] X. Xie, J. Zhang, Y. Ma, and Z. Qian, “Control-loop design for three-loop voltage regulators with adaptive voltage position control,” in Proc. IEEE PESC, 2006, pp. 1~5. [33] D. Xiaoming, P. Jinseok, and A. Q. Huang, 'A novel current mode variable frequency control for DC-DC converters with adaptive voltage positioning,' in Proc. IEEE PESC, 2006, pp. 1-5. [34] A. V. Peterchev and S. R. Sanders, 'Design of ceramic-capacitor VRM's with estimated load current feedforward,' in Proc. IEEE PESC, 2004, Vol.6, pp. 4325-4332. [35] S. K. Mishra, 'Design-oriented analysis of modern active droop-controlled power supplies,' IEEE Trans. Industrial Electronics, vol. 56, pp. 3704-3708, 2009. [36] R. Redl, B. P. Erisman and Z. Zansky, “Optimizing the load transient response of the Buck converter,” in Proc. IEEE APEC, 1998, pp. 170-176. [37] S. Pan and P. K. Jain, 'Analysis of a high performance voltage regulator with non-linear multi-mode control: Bandwidth and large transient response,' in Proc. IEEE APEC, 2010, pp. 499-506. [38] S. Pan and P. K. Jain, 'Stability analysis and large signal behavior of a high performance voltage regulator with non-linear multi-mode digital control,' in Proc. Telecommunications Energy Conference (INTELEC), 2010, pp. 1-7. [39] P. Lai, J. Sun, and F. C. Lee, 'Control scheme and transient performance of Sigma VR,' in Proc. IEEE APEC, 2010, pp. 1927-1933. [40] M.-T. Tsai, D. Chen, C.-J. Chen, C.-H. Chiu, W.-H. Chang, 'Modeling and design of current balancing control in voltage-mode multiphase interleaved voltage regulators,' in Proc. International Power Electronics Conference (IPEC), 2010, pp. 881-887. [41] C.-H. Chiu, D. Chen, C.-J. Chen, and W.-H. Chang, 'Modeling and mitigation of dynamic load beat-frequency oscillation in multiphase voltage regulators with high-gain peak current control scheme,' in Proc. IEEE APEC, 2010, pp. 1727-1731. [42] K. Yao, “High-frequency and high-performance VRM design for the next generations of processors,” Ph. D. dissertation, Virginia Tech, 2004. [43] J. Sun, “Investigation of alternative power architectures for CPU voltage regulators,” Ph. D. dissertation, Virginia Tech, 2008. [44] Sanyo document, “A capacitor lecture (Basic),” July, 2009. Available at http://edc.sanyo.com/english/pdf/oscon/E_oscon_basic.pdf [45] P. Zagacki, V. Ponnala, “Power Improvements on 2008 Desktop Platforms,” in Intel Technology Journal, vol. 12, issue 3, 2008. [46] J. Sun, ““Dynamic performance analyses of current sharing control for DC/DC converters,” Ph. D. dissertation, Virginia Tech, 2007. [47] Intel document, “IntelR MVP 6.5 mobile processor and mobile chipset voltage regulator specifications,” February, 2009. [48] J. Li,“Current-mode control: Modeling and its digital application,” Ph. D. dissertation, Virginia Tech, 2009. [49] C. Ni and T. Tetsuo, “Adaptive constant on-time (D-CAP™) control study in notebook applications,” Texas Instruments, Application report SLVA281B, July, 2007. [50] R. Redl and J. Sun, 'Ripple-based control of switching regulators— an overview,' IEEE Trans. Power Electronics, vol. 24, pp. 2669-2680, 2009. [51] J. Sun, 'Characterization and performance comparison of ripple-based control for voltage regulator modules,' IEEE Trans. Power Electronics, vol. 21, pp. 346-353, 2006. [52] W. Huang, 'A new control for multi-phase buck converter with fast transient response,' in Proc. IEEE APEC, 2001, pp. 273-279 vol.1. [53] J. Li and F. C. Lee, “Modeling of V2 current-mode control,” in Proc. IEEE APEC, 2009, pp. 298-304. [54] K. D. T. Ngo, S. K. Mishra, and M. Walters, 'Synthetic-ripple modulator for synchronous buck converter,' IEEE Power Electronics Letters, vol. 3, pp. 148-151, 2005. [55] W. Huang, 'A new control for multi-phase buck converter with fast transient response,' in Proc. IEEE APEC, 2001, pp. 273-279. [56] Y.-H. Lee, S.-J. Wang, and K.-H. Chen, 'Quadratic differential and integration technique in V2 control buck converter with small ESR capacitor, “IEEE Trans. Power Electronics, vol. 25, pp. 829-838, 2010. [57] M. Yuan Yen and P. Mok, 'A constant frequency output-ripple-voltage-based buck converter without using large ESR capacitor,' IEEE Trans. Circuits and Systems II: Express Briefs, vol. 55, pp. 748-752, 2008. [58] K. Y. Cheng, F. Yu, P. Mattavelli, and F. C. Lee, “Characterization and performance comparison of digital V2-type constant on-time control for buck converters,” in Proc. IEEE COMPEL, 2010, pp. 1-6. [59] F. Yu and F. C. Lee, 'Design oriented model for constant on-time V2 control,' in Proc. IEEE ECCE, 2010, pp. 3115~3122. [60] K.-Y. Cheng, F. Yu, S. Tian, F. C. Lee, and P. Mattavelli, ' Digital hybrid ripple-based constant on-time control for voltage regulator modules,' in Proc. APEC, 2011, pp. 346~353. [61] J. Fan, X. Li, Y. Meng, S. Lim, and A. Q. Huang, “Design and characterization of differentially enhanced duty ripple control (DE-DRC) for step-down converter,” IEEE Trans. Power Electronics, vol. 24, pp. 2714~2725, 2009. [62] M. Castilla, L. Garcia de Vicuna, J. M. Guerrero, J. Miret, and N. Berbel, “Simple low-cost hysteretic controller for single-phase synchronous buck converters,” IEEE Trans. Power Electronics, vol. 22, pp. 1232~1241, 2007. [63] P. Midya, P. T. Krein, and M. F. Greuel, 'Sensorless current mode control- an observer-based technique for DC-DC converters,' IEEE Trans. Power Electronics, vol. 16, pp. 522~526, 2001. [64] Z. Xunwei, X. Peng, and F. C. Lee, 'A novel current-sharing control technique for low-voltage high-current voltage regulator module applications,' IEEE Trans. Power Electronics, vol. 15, pp. 1153~1162, 2000. [65] X. Zhou, J. Fan and A. Huang, “Monolithic DC Offset-Calibration Method for Adaptive On-time Control Buck Converter,” in Proc. IEEE ECCE, 2009, pp.655-658. [66] C. Song, 'Accuracy analysis of constant-on current-mode DC-DC converters for powering microprocessors,' in Proc. IEEE APEC, 2009, pp. 97~101. [67] C. Song and L. Nilles, 'Multiple-phase high-accuracy hysteretic current-mode voltage regulator for powering microprocessors,' in Proc. IEEE APEC, 2008, pp. 517~522. [68] R. D. Middlebrook and S. Cuk, “A general unified approach to modeling a switching-converter power stages” in proc. IEEE PESC, 1976, pp. 18-34. [69] V. Vorperian, “Simplified analysis of PWM converters using model of PWM switch. I. Continuous conduction mode,” IEEE Trans. Aerospace, Vol. 26, pp. 490 –496, 1990. [70] V. Vorperian, “Simplified analysis of PWM converters using model of PWM switch. II. Discontinuous conduction mode,” IEEE Trans. Aerospace, Vol. 26, pp. 497 -505, 1990. [71] R. D. Middlebrook, “Topics in multiple-loop regulators and current mode programming,” in proc. IEEE PESC, 1985, pp. 716-732. [72] R.B. Ridley, B.H. Cho, and F.C. Lee, “Analysis and interpretation of loop gains of multiloop-controlled switching regulators,” IEEE Trans. Power Electronics, vol. 3, pp. 489~498, Oct. 1988. [73] R.B. Ridley, “A new continuous-time model for current-mode control,” IEEE Trans. Power Electronics, vol. 6, pp. 271~280, April 1991. [74] J. Li and F. C. Lee, 'New modeling approach and equivalent circuit representation for current-mode control,' IEEE Transactions on Power Electronics, vol. 25, pp. 1218-1230, 2010. [75] P.L. Wong, “Performance improvements of multi-channel interleaving voltage regulator modules with integrated coupling inductors,” Ph. D. dissertation, Virginia Tech, 2001. [76] Y. Dong, M. Xu, and F.C. Lee, “DCR Current Sensing Method for Achieving Adaptive Voltage Positioning (AVP) in Voltage Regulators with Coupled Inductors” in Proc. IEEE PESC, 2006, pp. 1~7. [77] B. Wang, S. Wang, D. Chen, K. Huang, B. Tai, and E. Tseng, “Practical Simulations of control characteristics of a current-mode DC/DC converter, ” in Proc. IEEE PESC, 2006, pp. 1~5. [78] S. Chickamenahalli, K. Aygun, M. J. Hill, K. Radhakrishnan, K. Eilert, and E. Stanford, “Microprocessor platform impedance characterization using VTT tools, ” in Proc. IEEE APEC, 2005, Vol. 3, pp. 1466-1469. | |
dc.identifier.uri | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/7059 | - |
dc.description.abstract | 運算設備例如個人電腦與筆記型電腦已成為電源供應器產業的一個主要市場。為了滿足運算設備中的各種電源需求,許多直流轉直流電壓調節器(VR)被用來提供各個裝置的電源,例如中央處理器、繪圖處理器與輸出入電源。由於運算設備的進步,電壓調節器的電源需求越來越嚴峻。除此之外,電壓調節器的轉換效率改善一直是重要的研究課題,近幾年來對於重載乃至於輕載時的高轉換效率要求更加重視,傳統的控制架構無法達到上述的要求,因此新的控制架構紛紛被提出以解決這些問題。面對高效率的要求,目前有兩個主要的趨勢。一是適應性電壓定位(AVP)架構;一是使用固定導通時間控制取代傳統定頻控制,以增加輕載轉換效率。本論文的焦點在對兩個最近提出的控制架構發展解析模型並提出設計準則。這兩個控制架構分別是高增益峰值電流控制(HGPCC)及改進的固定導通時間漣波控制(RBCOT Control)。高增益峰值電流控制具有相電流平衡及每週期過電流保護的優點,且可以提供精確的適應性電壓定位以減少中央處理器電源損耗。改進的固定導通時間漣波控制具有下列優點:快速暫態響應、較少的元件需求、精確輸出電壓及輕載時有高轉換效率。
由於這兩個新控制架構的脈波寬度調變架構的特性,傳統的小信號平均模型無法使用於此。在本論文中,使用改進的平均模型方法來對高增益峰值電流控制建模;使用描述函數(Describing Function)方法來對改進的固定導通時間漣波控制建模。根據模型,本論文提出設計的準則以達到預期的控制特性。模擬與實驗的結果驗證了模型及穩定條件的準確度。 | zh_TW |
dc.description.abstract | Computing devices such as personal computers and laptop computers have become a major market for power supply industry. To meet the various power requirements of a computing device, a variety of DC/DC voltage regulators (VR) are used to power loads such as central processing unit (CPU), graphic processing unit, and I/O power. Due to the advancement of computing devices, the power requirements of VRs have become more and more stringent. Besides, VR efficiency has always been an important research topic. In recent years, the mandate for higher efficiency, not only for the full load but also for the light-load condition, has become even more critical. Conventional control schemes cannot meet such requirements; therefore, novel control schemes are proposed to solve the problems. There are two major trends to meet the high efficiency requirement. One is to use adaptive-voltage positioning (AVP) scheme. The other is to use constant on-time controller, instead of conventional constant-frequency controller, to increase the efficiency at light load. The focus of the dissertation is to develop analytical models and provides the design guideline of two recently-reported control schemes: high-gain peak current control (HGPCC) scheme and the modified ripple-based constant on-time (RBCOT) control. HGPCC scheme has the advantages of phase-current balancing and cycle-to-cycle over current protection. Besides, the scheme can be designed to achieve accurate AVP for CPU power loss reduction. The modified RBCOT control has the advantages of fast transient response, small components count requirement, accurate output voltage, and high efficiency at light-load.
Because of the fundamental difference in the pulse-width modulation schemes used in the two new control schemes, the conventional small-signal average model does not apply. In developing the models, a modified average modeling approach is used for the HGPCC scheme, and the describing function approach is used for the RBCOT scheme. Based on the model, design guidelines are given to achieve prescribed control characteristics. Simulation and experimental results confirm the proposed models and the accuracy of the stability criteria. | en |
dc.description.provenance | Made available in DSpace on 2021-05-17T10:18:07Z (GMT). No. of bitstreams: 1 ntu-100-F95921018-1.pdf: 5415043 bytes, checksum: 1ce5d8cd42b7906e6df8980969078626 (MD5) Previous issue date: 2011 | en |
dc.description.tableofcontents | 口試委員會審定書 I
誌謝 II 摘要 IV Abstract VI Table of Contents VIII List of Figures X List of Tables XIII List of Symbols XIV Chapter 1 Introduction 1 1.1 Background: Voltage Regulators (VRs) for Computer Applications 1 1.2 Motivation 3 1.3 Dissertation Outline 5 Chapter 2 Review of VR Controls and Modeling Methods 7 2.1 Voltage Regulators for CPU 7 2.1.1 Multiphase Interleaved Converter 9 2.1.2 Adaptive Voltage Positioning (AVP) 11 2.1.3 Light-Load Energy Efficiency 17 2.2 Control Methods for VRs 20 2.2.1 Control Methods for CPU VRs 20 2.2.2 RBCOT Control for VRs 24 2.2.3 Comparison of HGPCC Scheme and RBCOT Control for VRs 28 2.3 Small-Signal Modeling Methods for VR Controls 29 Chapter 3 Modeling and Design of High-Gain Peak Current Control (HGPCC) 34 3.1 Description of HGPCC 34 3.1.1 Output Offset Problem in PCC for CPU VR 34 3.1.2 Offset-Cancellation Circuit in HGPCC 37 3.2 Small-Signal Model for HGPCC 39 3.3 Design Considerations of HGPCC to Achieve AVP 47 3.3.1 Compensator Design to Achieve AVP 47 3.3.2 Offset-Cancellation Circuit Design 51 3.3.3 Comparison of Control Behavior between HGPCC and PCC 54 3.4 Simulation and Experimental Results of HGPCC Scheme 55 3.5 Summary 62 Chapter 4 Modeling and Design of a Modified RBCOT Control 63 4.1 Description of a Modified RBCOT Control with Virtual Inductor Current (VIC) and Offset-Cancellation Circuit 63 4.1.1 VIC to Improve System Stability 64 4.1.2 Offset-Cancellation Circuit to Improve Output Voltage Accuracy 67 4.2 Small-Signal Model for the Modified Control 67 4.2.1 Transfer Function Derivation Using Describing Function Method 68 4.2.2 Small-Signal Model Including Offset-Cancellation Circuit 73 4.3 Stability Criteria and Design Optimization of the Modified RBCOT Control 74 4.4 Simulation and Experimental Results of the Modified Control 82 4.5 Summary 89 Chapter 5 Conclusions and Future Work 90 5.1 Conclusions 90 5.2 Suggestions for Future Research 91 Appendix A. Transfer Function Derivation of the Modified RBCOT Control 93 A.1 Reference-to-Inductor Current Transfer Function 93 A.2 Reference-to-Output Voltage Transfer Function 99 A.3 Reference-to-Output Voltage Transfer Function Considering Delay-Time Effect 100 References 102 Vita 111 | |
dc.language.iso | en | |
dc.title | 應用於電腦電源之電壓調節器控制架構建模與設計 | zh_TW |
dc.title | Modeling and Design of Voltage Regulator Control Schemes for Computer Power Applications | en |
dc.type | Thesis | |
dc.date.schoolyear | 100-1 | |
dc.description.degree | 博士 | |
dc.contributor.oralexamcommittee | 呂錦山,陳耀銘,邱煌仁,張煒旭 | |
dc.subject.keyword | 電壓調節器,適應性電壓定位,峰值電流控制,輸出阻抗,固定導通時間漣波控制,描述函數,穩定度條件, | zh_TW |
dc.subject.keyword | Voltage regulator (VR),Adaptive voltage positioning (AVP),peak current control,output impedance,Ripple-based constant on-time (RBCOT) control,Describing function,Stability criteria, | en |
dc.relation.page | 112 | |
dc.rights.note | 同意授權(全球公開) | |
dc.date.accepted | 2011-11-17 | |
dc.contributor.author-college | 電機資訊學院 | zh_TW |
dc.contributor.author-dept | 電機工程學研究所 | zh_TW |
顯示於系所單位: | 電機工程學系 |
文件中的檔案:
檔案 | 大小 | 格式 | |
---|---|---|---|
ntu-100-1.pdf | 5.29 MB | Adobe PDF | 檢視/開啟 |
系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。