請用此 Handle URI 來引用此文件：
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/67301完整後設資料紀錄
| DC 欄位 | 值 | 語言 |
|---|---|---|
| dc.contributor.advisor | 李峻霣 | |
| dc.contributor.author | Hsien-Chih Huang | en |
| dc.contributor.author | 黃咸誌 | zh_TW |
| dc.date.accessioned | 2021-06-17T01:27:06Z | - |
| dc.date.available | 2017-08-10 | |
| dc.date.copyright | 2017-08-10 | |
| dc.date.issued | 2017 | |
| dc.date.submitted | 2017-08-07 | |
| dc.identifier.citation | [1] Moore, Gordon E. 'Cramming More Components Onto Integrated Circuits, Electronics, 1965.
[2] Wilson, Linda. 'International technology roadmap for semiconductors (ITRS).' Semiconductor Industry Association, 2013. [3] Wang, Wei, et al. 'Germanium-Tin heterojunction phototransistor: Towards high-efficiency low-power photodetection in short-wave infrared range.' VLSI Technology, 2016 IEEE Symposium on. IEEE, 2016. [4] Gupta, Somya, et al. 'GeSn channel nMOSFETs: Material potential and technological outlook.' VLSI Technology (VLSIT), 2012 Symposium on. IEEE, 2012. [5] Dimoulas, Athanasios, Akira Toriumi, and Suzanne E. Mohney. 'Source and drain contacts for germanium and III–V FETs for digital logic.' MRS bulletin, vol.34, no.7, pp. 522-529, 2009. [6] Schulte-Braucks, C., et al. 'Process modules for GeSn nanoelectronics with high Sn-contents.' Solid-State Electronics, vol.128, pp. 54-59, 2017. [7] Chen, Kuen-Yi, et al. 'Formation of Ohmic Contact With Low Contact Resistance on n-GeSn by Fermi Level Depinning Using Plasma Treatment.' IEEE Electron Device Letters, vol.37, no.7, pp. 827-830, 2016. [8] Nishimura, Tomonori, Koji Kita, and Akira Toriumi. 'Evidence for strong Fermi-level pinning due to metal-induced gap states at metal/germanium interface.' Applied Physics Letters, vol.91, no.12, pp. 123123, 2007. [9] Dimoulas, A., et al. 'Fermi-level pinning and charge neutrality level in germanium.' Applied Physics Letters, vol89, no.25, p.252110, 2006. [10] Suzuki, Akihiro, et al. 'Modulation of Fermi level pining position at metal/n-Ge interface by semimetal Ge1− xSnxand Sn interlayers.' Materials Science in Semiconductor Processing, 2017. [11] Zhou, Yi, et al. 'Alleviation of Fermi-level pinning effect on metal/germanium interface by insertion of an ultrathin aluminum oxide.' Applied Physics Letters, vol.93, no.20, p. 202105, 2008. [12] Zhou, Yi, et al. 'Investigating the origin of Fermi level pinning in Ge Schottky junctions using epitaxially grown ultrathin MgO films.' Applied Physics Letters, vol.96, no.10, p.102103, 2010. [13] Nishimura, Tomonori, Koji Kita, and Akira Toriumi. 'Evidence for strong Fermi-level pinning due to metal-induced gap states at metal/germanium interface.' Applied Physics Letters, 91.12, p.123123, 2007. [14] Kobayashi, Masaharu, et al. 'Fermi level depinning in metal/Ge Schottky junction for metal source/drain Ge metal-oxide-semiconductor field-effect-transistor application.' Journal of applied physics, vol.105, no.2, p. 023702, 2009. [15] Srinivasan, VS Senthil, et al. 'Contact resistivities of antimony-doped n-type Ge1− x Sn x.' Semiconductor Science and Technology, vol.31, no.8, 2016. [16] L. J. van der Pauw, 'A method of measuring the resistivity and Hall coefficient on lamellae of arbitrary shape,' Philips Tech. Rev., vol. 20, no. 8, pp. 220 - 224, 1958. [17] Huang, Jidong, et al. 'Germanium n+∕ p junction formation by laser thermal process.' Applied Physics Letters, vol. 87, no.17, pp. 173507, 2005. [18] Cuttriss, D. B. 'Relation between surface concentration and average conductivity in diffused layers in germanium.' Bell Labs Technical Journal, vol, 40, no.2, pp. 509-521, 1961. [19] Satta, Alessandra, et al. 'P implantation doping of Ge: Diffusion, activation, and recrystallization.' Journal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures Processing, Measurement, and Phenomena, vol. 24, no.1, pp.494-498, 2006 [20] Li, H., et al. 'Strain relaxation and Sn segregation in GeSn epilayers under thermal treatment.' Applied Physics Letters, vol. 102, no.25, pp. 251907, 2013. [21] Wang, Wei, et al. 'Tin surface segregation, desorption, and island formation during post-growth annealing of strained epitaxial Ge 1− x Sn x layer on Ge (001) substrate.' Applied Surface Science, 321, pp. 240-244, 2014. [22] Lee, Yao-Jen, et al. '3D 65nm CMOS with 320° C microwave dopant activation.' Electron Devices Meeting (IEDM), 2009. [23] Lee, Yao-Jen, et al. 'Dopant activation in single-crystalline germanium by low-temperature microwave annealing.' IEEE Electron Device Letters, vol.32, no.2, pp. 194-196, 2011. [24] Gaudet, S., et al. 'Thin film reaction of transition metals with germanium.' Journal of Vacuum Science & Technology A: Vacuum, Surfaces, and Films, vol.24, no.3, pp. 474-485, 2006. [25] Vincent, Benjamin, et al. 'Characterization of GeSn materials for future Ge pMOSFETs source/drain stressors.' Microelectronic Engineering , vol.88, no.4, pp. 342-346, 2010. [26] Li, H., et al. 'Electrical characteristics of Ni Ohmic contact on n-type GeSn.' Applied Physics Letters, vol.014, no.14, pp. 241904, 2014. [27] Hsu, William, et al. 'Laser Spike Annealing for Shallow Junctions in Ge CMOS.' IEEE Transactions on Electron Devices, vol.64, no.2, pp. 346-352, 2017. [28] Kidowaki, Shohei, et al. 'Defect and dislocation structures in low-temperature-grown Ge and Ge1− xSnx epitaxial layers on Si (110) substrates.' Thin Solid Films, 598, pp. 72-81, 2016. [29] Schroder, Dieter K. 'Semiconductor material and device characterization.' John Wiley & Sons, 2006. [30] Ghetmiri, Seyed Amir, et al. 'Direct-bandgap GeSn grown on silicon with 2230 nm photoluminescence.' Applied Physics Letters 105.15 (2014): 151109. [31] Dormaier, Robert, and Suzanne E. Mohney. 'Factors controlling the resistance of Ohmic contacts to n-InGaAs.' Journal of Vacuum Science & Technology B, Nanotechnology and Microelectronics: Materials, Processing, Measurement, and Phenomena, vol.30, p. 031209, 2012. [32] Yu, Hao, et al. 'Multiring circular transmission line model for ultralow contact resistivity extraction.' IEEE Electron Device Letters, vol.36, pp. 600-602, 2015. [33] S.H. Huang ' Epitaxial Growth and Mobility Enhancement of Group IV Semiconductors by Chemical Vapor Deposition', NTU, 2016 [34] Yearsley, J. D., et al. 'Ultra low-resistance palladium silicide Ohmic contacts to lightly doped n-InGaAs.' Journal of Applied Physics, vol.112, no.5 p. 054510, 2012. [35] Miyoshi, Hidenori, et al. 'In-situ contact formation for ultra-low contact resistance NiGe using carrier activation enhancement (CAE) techniques for Ge CMOS.' VLSI Technology (VLSI-Technology): Digest of Technical Papers, 2014 Symposium on. IEEE, 2014. [36] Yu, Hao, et al. 'A simplified method for (circular) transmission line model simulation and ultralow contact resistivity extraction.' IEEE Electron Device Letters, vol.35, no.9, pp. 957-959,2014. [37] Wirths, S., et al. 'Ternary and quaternary Ni (Si) Ge (Sn) contact formation for highly strained Ge p-and n-MOSFETs.' Semiconductor science and technology, vol.30, no.5, p.05503, 2015. [38] Sze, Simon M., and Kwok K. Ng. Physics of semiconductor devices. John wiley & sons, 2006. [39] Hutin, L., et al. 'Schottky barrier height extraction in ohmic regime: Contacts on fully processed GeOI substrates.' Journal of The Electrochemical Society, vol.156, no.7, pp. 522-527, 2009. [40] Lu Low, Kain, et al. 'Electronic band structure and effective mass parameters of Ge1-xSnx alloys.' Journal of Applied Physics, vol.112, no.10, pp.103715, 2012. [41] Firrincieli, Andrea, et al. 'Study of ohmic contacts to n-type Ge: Snowplow and laser activation.' Applied Physics Letters, vol. 99, no.24, p.242104, 2011. [42] Liu, F., et al. 'Enhanced Ohmic contact via graphitization of polycrystalline silicon carbide.' Applied Physics Letters, vol.97, no.26, p.262107, 2010. [43] Sentaurus Device User Guide, Version I-2013.12, Synopsys Inc., Mountain View, CA, USA, 2013. | |
| dc.identifier.uri | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/67301 | - |
| dc.description.abstract | 鍺錫材料由於其極高的電洞載子遷移率，因而十分被看好能取代矽成為下一代之電晶體通道材料。然而現今並無太多鍺錫N型電晶體(n-FET)被發表，且效能皆不盡理想，其主因是受限於由費米能階釘扎(Fermi level pinning)所致之較大的N型鍺錫與金屬接面電阻。因此如何減少N型鍺錫與金屬接面電阻率便成為鍺錫能否成為下一代電晶體通道材料之關鍵。
為了研究N型鍺錫與金屬接面的特性，我們首先透過內摻雜與離子佈植兩種方法對鍺錫薄膜進行摻雜，並研究不同退火條件對鍺錫薄膜片電阻以及材料晶格的影響。結果發現較高之退火溫度會使鍺錫出現錫偏析或鬆弛的現象，而較高的離子佈植劑量更會加強上述的現象。透過電流-電壓及電流-溫度方式量測N形鍺錫與鎳接面之蕭基位障高度後，發現蕭基位障高度會隨鍺錫中錫比例上升而下降，顯示出費米能階釘扎會成為N型鍺錫與金屬接面電阻之限制因素。隨後我們分別利用CTLM與RTLM結構量測N形鍺錫與鎳鍺錫合金之接面電阻率，結果顯示接面電阻率會隨鍺錫中載子濃度或錫比例上升而下降，可歸因於介面穿隧能障減少所致。 最後我們提出了一種新穎的立體式CTLM改良結構，藉由將注入電流探針與電流導出探針錯開至兩不同平面以解決傳統CTLM結構因金屬電極電阻所造成電位分佈不均的問題，進而增進量測接面電阻率的精確度。TCAD模擬結果顯示此立體式改良結構可測得較傳統CTLM或RTLM結構更低之接面電阻率，且在接面電阻率小於10-8 Ω-cm2時，此結構量測接面電阻率之精確度較CTLM與RTLM結構為佳。 | zh_TW |
| dc.description.abstract | Germanium-tin (GeSn) is a promising channel material to replace silicon due its high hole mobility. However, only few work on GeSn n-FETs were reported and the device performance was poor. This might be attributed to a large resistance in the metal/n-GeSn contact by Fermi level pinning phenomenon. Therefore, reducing the contact resistivity of the metal/nGeSn interface becomes an essential key for GeSn as the future channel material.
To investigate the characteristics of the metal/nGeSn interface, we doped the GeSn films by the technique of in-situ doping and ion implantation. We found that GeSn films were relaxed and Sn atoms would segregate toward surface at higher annealing temperatures. With a higher implantation dose, the effects became even stronger. Through both I-V and I-T methods, the Schoottky barrier heights of NiGeSn/nGeSn contacts were measured. The barrier height decreases with Sn fraction, which suggest the Fermi level pinning would be the limiting factor of contact resistivity for the metal/nGeSn interface. Contact resistivity of the NiGeSn/nGeSn interface was also investigated by CTLM and RTLM methods. As the carrier concentration or Sn fraction increases, the contact resistivity decreases, which could be attributed to the reduction of tunneling barrier at the metal/nGeSn interface. Finally, we proposed a novel three dimensional(3D) CTLM structure to reduce the non-uniformity of potential distribution. By separation of the injecting and collecting current probes in two different planes, the measurement accuracy of contact resistivity was improved. The simulation results by TCAD show that a lower contact resistivity could be probed by the 3D-CTLM structure than the conventional CTLM or RTLM structures. As the contact resistivity is lower than 10-8 Ω-cm2, the accuracy by this structure is higher than that by CTLM or RTLM structure. | en |
| dc.description.provenance | Made available in DSpace on 2021-06-17T01:27:06Z (GMT). No. of bitstreams: 1 ntu-106-R05943064-1.pdf: 4408128 bytes, checksum: 7e8b2e4d96e44a857d4a45033b1582ff (MD5) Previous issue date: 2017 | en |
| dc.description.tableofcontents | 中文摘要 i
Abstract iii 目錄 iv 圖目錄 vi 表目錄 xi 第1章 引言 1 1.1 N型鍺或鍺錫與金屬接面特性 2 1.2 論文架構 5 第2章 N型鍺錫材料特性 6 2.1 內摻雜N型鍺錫 6 2.2 離子佈植摻雜N型鍺錫 11 第3章 金屬與N型鍺錫接面特性 21 3.1 鎳合金與內摻雜N型鍺錫接面的材料特性分析 21 3.2 金屬與N型鍺錫接面之蕭基位障高度 24 3.3 接面電阻率量測方式簡介：CTLM與RTLM之結構與原理 28 3.4 鎳鍺錫合金與內摻雜N型鍺錫接面電阻率 33 3.4.1 CTLM與RTLM結構製程 33 3.4.2 不同內摻雜濃度N型鍺錫與鎳鍺錫合金之接面電阻率 35 3.4.3 不同錫比例N型鍺錫與鎳鍺錫合金之接面電阻率 38 3.5 金屬與離子佈植摻雜N型鍺錫接面 40 第4章 3D CTLM量測結構 43 4.1 各式接面電阻量測結構之誤差 43 4.1.1 Circular transmission line model (CTLM) 43 4.1.2 Refined Transmission Line Model (RTLM) 45 4.1.3 CTLM與RTLM結構之比較 47 4.2 3D CTLM結構之工作原理與製程 48 4.2.1 3D CTLM結構之工作原理 48 4.2.2 3D CTLM之TCAD電性模擬 51 4.2.3 3D CTLM結構製程 56 第5章 結論及未來工作 57 參考文獻 59 | |
| dc.language.iso | zh-TW | |
| dc.subject | 接面電阻率 | zh_TW |
| dc.subject | 鍺錫 | zh_TW |
| dc.subject | N型摻雜 | zh_TW |
| dc.subject | N type doping | en |
| dc.subject | Germanium-tin | en |
| dc.subject | GeSn | en |
| dc.subject | Contact resistivity | en |
| dc.title | 鎳/N型鍺錫接面特性分析和接面電阻率之研究 | zh_TW |
| dc.title | Characterization of Nickel/N-Germanium-Tin Interface and Contact Resistivity | en |
| dc.type | Thesis | |
| dc.date.schoolyear | 105-2 | |
| dc.description.degree | 碩士 | |
| dc.contributor.oralexamcommittee | 陳敏璋,廖洺漢 | |
| dc.subject.keyword | 鍺錫,接面電阻率,N型摻雜, | zh_TW |
| dc.subject.keyword | Germanium-tin,GeSn,Contact resistivity,N type doping, | en |
| dc.relation.page | 62 | |
| dc.identifier.doi | 10.6342/NTU201702661 | |
| dc.rights.note | 有償授權 | |
| dc.date.accepted | 2017-08-07 | |
| dc.contributor.author-college | 電機資訊學院 | zh_TW |
| dc.contributor.author-dept | 電子工程學研究所 | zh_TW |
| 顯示於系所單位： | 電子工程學研究所 | |
文件中的檔案：
| 檔案 | 大小 | 格式 | |
|---|---|---|---|
| ntu-106-1.pdf 未授權公開取用 | 4.3 MB | Adobe PDF |
系統中的文件，除了特別指名其著作權條款之外，均受到著作權保護，並且保留所有的權利。