請用此 Handle URI 來引用此文件:
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/6705
完整後設資料紀錄
DC 欄位 | 值 | 語言 |
---|---|---|
dc.contributor.advisor | 李建模 | |
dc.contributor.author | Wen-En Wei | en |
dc.contributor.author | 魏文恩 | zh_TW |
dc.date.accessioned | 2021-05-17T09:16:37Z | - |
dc.date.available | 2012-11-22 | |
dc.date.available | 2021-05-17T09:16:37Z | - |
dc.date.copyright | 2012-11-22 | |
dc.date.issued | 2012 | |
dc.date.submitted | 2012-11-12 | |
dc.identifier.citation | [Aggarwal 07] V. Aggarwal, “Analog Circuit Optimization using Evolutionary Algorithms and Convex Optimization, ” MS. thesis, Department of Electrical Engineering and Computer Science, Massachusetts Institute of Technology, 2007.
[Alvarez 88] A. R. Alvarez, “Application of Statistical Design and Response Surface Methods to Computer-Aided VLSI Device Design, ” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 7, Issue. 2, pp.272-288, Feb. 1988. [Aoki 96] H. Aoki, “Dynamic Characterization of a-Si TFT-LCD pixels, ” IEEE Transactions on Electron Devices, vol.43, no.1, Jan. 1996. [Bae 06] B. S. Bae, J. W. Choi, J. H. Oh, and J. Jang, “Level shifter embedded in drive circuits with amorphous silicon TFTs,” IEEE Transactions on Electron Devices, vol.53, no.3, pp. 494-498, March. 2006. [Bai 08] J. Y. Bai, H. R. Chen, and S. Y. Chien, “An asynchronous fixed-coefficient FIR filter implemented with flexible a-Si TFT technology,” Circuits and Systems, 2008. APCCAS 2008. IEEE Asia Pacific Conference on, pp.1790-1793, Nov. 2008. [Box 51] G. E. P. Box, and K. B. Wilson, “On the Experimental Attainment of Optimum Conditions, ” Journal of the Royal Statistical Society. Series B, vol. 13, No. 1, pp.1-45, 1951. [Boyd 07] Stephen Boyd, Seung-Jean Kim, Lieven Vandenberghe, Arash Hassibi, “A tutorial on geometric programming, ” Optimization and Engineering, Stanford University, 2007. [Carley 04] K. M. Carley, N. Y. Kamneva, and J. Reminga, “Response Surface Methodology, ” Technical Report, CASOS, Carnegie Mellon University, CMU-ISRI-04-136, Oct. 2004. [Chen 09] C. Chen, J. Kanicki, K. Abe, and H. Kumomi, “AM-OLED Pixel Circuits Based on a-InGaZnO Thin Film Transistors, ” Journal of the Society for Information Display, vol. 17, Issue 6, pp. 525-534, Jun. 2009. [Cheng 12] Y. F. Cheng, L. Y. Chan, Y. L. Chen, Y. C. Liao, and C. N. J. Liu, “A Bias-Driven Approach to Improve the Efficiency of Automatic Design Optimization for CMOS Op-Amps,” IEEE Asia Symposium on Quality Electronic Design, July. 2012. [Cheon 08] J. H. Cheon, J. H. Bae, and J. Jann, “Mechanical stability of poly-Si TFT on metal foil,” Solid-State Electronics, vol. 52, issue 3, pp. 473-477, March. 2008. [Cho 11] E. N. Cho, C. E. Kim, and I. Yun, “Analysis of Bias Stress Instability in Amorphous InGaZnO Thin-Film Transistors, ” IEEE Transactions on Device and Materials Reliability, vol.11, no.1, Mar. 2011. [Dehuff 05] N.L. Dehuff, E.S. Kettenring, D. Hong, H.Q. Chiang, J.F. Wager, R.L. Hoffman, C.H. Park, and D.A. Keszler, “Transparent thin-film transistors with zinc indium oxide channel layer,” Journal of Applied Physics, vol.97, Mar. 2005. [Duffin 62] R. J. Duffin, and E. L. Peterson, “Constrained Minima Treated by Geometric Means, ” Westinghouse Scientific Paper, 64-158-129-P3, 1964. [Duffin 66] R. J. Duffin, and E. L. Peterson, “Duality Theory for Geometric Programming, ” SIAM Journal on Applied Mathematics, vol. 14, No. 6, pp. 1307-1349, Nov. 1966. [Fortunato 04] E.M.C. Fortunato, P.M.C. Barquinha, A.C.M.B.G. Pimentel, A.M.F. Goncalves, A.J.S. Marques, R.F.P. Marins, and L.M.N. Pereira, “Wide-bandgap high-mobility ZnO thin-film transistors produced at room temperature, ” Applied Physics Letters, pp.254, 2004. [Fujii 01] N. Fujii and H. Shibatu, “Analog Circuit Synthesis by Superimposing of Sub-Circuits, ” Proceedings of the International Symposium on Circuits and Systems, vol. 5, No. 1, pp. 427-430, 2001. [Fung 10] T. C. Fung, “Amorphous In-Ga-Zn-O Thin Film Transistor for Future Optoelectronics,” Ph.D. thesis, Dept. Elect. Eng., University of Michigan, 2010. [Gielen 90] G. G. E. Gielen, H. C. C. Walscharts, and W. M. C. Sansen, “Analog Circuit Design Optimization Based on Symbolic Simulation and Simulated Annealing,” IEEE Journal of Solid-State Circuits, vol.25, no.3, pp.707-713, Jun. 1990. [Gleskova 99] H. Gleskova, S. Wagner, and Z. Suo, “Failure resistance of amorphous silicon transistors under extreme in-plane strain,” Applied Physics Letters, vol.75, no.19, pp.3011-3013, Nov. 1999. [Gleskova 02] H. Gleskova, S. Wagner, W. Soboyejo, and Z. Suo, “Electrical response of amorphous silicon thin-film transistors under mechanical strain,” Journal of Applied Physics, vol.92, no.10, pp.6224-6229, Nov. 2002. [Graeb 01] H. Graeb, S. Zizala, J. Eckmueller, and K. Antreich, “The Sizing Rules Method for Analog Integrated Circuit Design, ” International Conference on Computer-Aided Design, Proceedings, pp.343-349, 2001. [Grimbleby 00] G. B. Grimbleby, “Automated Analogue Circuit Synthesis using Genetic Algorithms,” IEEE Proceedings of Circuits, Devices and Systems, vol. 147, Issue 6, pp.319-323, Dec. 2000. [Hack 89] M. Hack, M. S. Shur, and J. G. Shaw, “Physical models for amorphous-silicon thin-film transistors and their implementation in a circuit simulation program,” Electron Devices, IEEE Transactions on, vol.36, no.12, pp.2764-2769, Dec. 1989. [He 01] Y. He, R. Hattori, and J. Kanicki, “Improved A-Si:H TFT Pixel Electrode Circuits for Active-Matrix Organic Light Emitting Display, ” IEEE Transactions on Electron Devices, vol. 48, no. 7, July. 2001. [Hedayat 99] A. S. Hedayat, N. J. A. Sloane, J. Stufken, “Orthogonal Arrays – Theory and Applications, ” Springer, 1999. [Hershenson 99] Maria del Mar Hershenson, Sunderarajan S. Mohan, Stephen P. Boyd, Thomas H. Lee, “Optimization of Inductor Circuits via Geometric Programming, ” Design Automation Conference (DAC), 36th ACM/IEEE, 1999. [Hill 66] W. Hill and W. Hunter, “A Review of Response Surface Methodology: A Literature Survey,” Technometrics, Vol. 8, No. 4, pp. 571-590, 1966. [Huang 10] T. C. Huang, Kenjiro Fukuda, C. M. Lo, Y. H. Yeh, Tsuyoshi Sekitani, Takao Someya, and K. T. Cheng, “Pseudo-CMOS: A Novel Design Style for Flexible Electronics”, Design, Automation & Test in Europe, 2010. [Ishida 10] K. Ishida, N, Masunaga, R. Takahashi, T. Sekitani, S. Shino, U. Zschieschang, H. Klauk, M. Takamiya, T. Someya, and T. Sakurai, T, “User Customizable Logic Paper (UCLP) with organic sea-of-transmission-gates (SOTG) architecture and ink-jet printed interconnects,” Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2010 IEEE International, pp.138-139, 7-11 Feb. 2010. [Jain 05] K. Jain, M. Klosner, M. Zemel, and S. Raghunandan, “Flexible Electronics and Displays: High-Resolution, Roll-to-Roll, Projection Lithography and Photoablation Processing Technologies for High-Throughput Production,” Proceedings of the IEEE, vol.93, no.8, pp.1500-1510, Aug. 2005. [Jang 99] Jang et al. United States Patent, number 5923050, Jul. 13, 1999. [Kim 06] C. H. Kim, S. J. Yoo, H. J. Kim, J. M. Jun, and J. Y. Lee, “Integrated a-Si TFT row driver circuits for high-resolution applications,” Journal of Society for Information Display, vol. 14, no. 4, pp.333-337, May. 2006. [Kim 09] G. H. Kim, H. S. Kim, H. S. Shin, B.D. Ahn, K.H. Kim, and H.J. Kim, “Inkjet-Printed InGaZnO Thin Film Transistor, ” Journal of Thin Solid Films, vol. 517, pp. 4007-4010, May. 2009. [Kim 12] S. J. Kim, S. Y. Lee, Y. W. Lee, S. H. Kuk, J. Y. Kwon, and M. K. Han, “Effect of Charge Trapping/Detrapping on Threshold Voltage Shift of IGZO TFTs under AC Bias Stress,” Electrochemical and Solid-State Letters, vol. 15, pp. H108-H110, Feb. 2012. [Kirkpatrick 83] S. Kirkpatrick, C. D. Gelatt, Jr. and M. P. Vecchi, “Optimization by Simulated Annealing,” Science, vol. 220, no. 4598, pp. 671-680, 13, May, 1983. [Kumar 04] A. Kumar, S. Sambandan, K. Sakariya, P. Servati, and A. Nathan, “Amorphous silicon shift registers for display drivers,” Journal of Vacuum Science & Technology A: Vacuum, Surfaces, and Films, vol.22, no.3, pp.981-986, May. 2004. [Kumar 05] A. Kumar, A. Nathan, and G. E. Jabbour, “Does TFT mobility impact pixel size in AMOLED backplanes?,” Electron Devices, IEEE Transactions on, vol.52, no.11, pp. 2386- 2394, Nov. 2005. [Leung 01] Yiu-Wing Leung,“An Orthognal Genetic Alrotithm with Quantization for Global Numerical Optimization” IEEE Transactions on Evolutionary Computation, vol. 5, No.1, Feb. 2001. [Libsch 93] F. R. Libsch and J. Kanicki, “Bias-stress-induced stretched-exponential time dependence of charge injection and trapping in amorphous thin-film transistors,” Appl. Phys. Lett., vol. 62, no. 11, pp. 1286–1288, Mar. 1993. [Lin 11] Chen-Wei Lin, Mango C.-T. Chao, and Yen-Shih Huang, “A Novel Pixel Design for AM-OLED Displays Using Nanocrystalline Silicon TFTs”, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 19, No. 6, June, 2011. [Liu 09] B. Liu, Y. Wang, Z. Yu, L. Liu, M. Li, Z. Wang, J. Lu, F. Fernandez, “Analog circuit optimization system based on hybrid evolutionary algorithms, ” VLSI Journal of Integration, vol. 42, issue 2, pp. 137-148, Feb. 2009. [Ma 11] E. H. Ma, “DC Analysis for Flexible TFT Circuits Considering Process Variation, Aging, and Bending Effects,” M.S. thesis, Dept. Graduate Institute of Elect. Eng., National Taiwan Univ. Sep. 2010. [Madeira 97] P. Madeira and R. Hornsey, “Analog circuit design using amorphous silicon thin film transistors,” Electrical and Computer Engineering, 1997. IEEE 1997 Canadian Conference on, vol.2, pp.633-636, May. 1997. [Mohan 02] N. Mohan, K. S. Karim, and A. Nathan, “Design of multiplexer in amorphous silicon technology,” Journal of Vacuum Science & Technology A: Vacuum, Surfaces, and Films, vol.20, no.3, pp.1043-1047, May. 2002. [Mohanty 12] S. P. Mohanty, J. Singh, E. Kougianos, and D. K. Pradhan, “Statistical DOE-ILP Based Power-Performance-Process (P3) Optimization of Nano-CMOS SRAM, ” VLSI Journal of Integration, vol. 45, Issue 1, pp. 33-45, Jan. 2012. [Munzenrieder 11] Niko Munzenrieder, Kunigunde H. Cherenack, and Gerhard Troster, “The effects of mechanical bending and illumination on the performance of flexible IGZO TFTs,” IEE Transactions on Electron Devices, vol. 58, No.7, July. 2011. [Myers 91] R. H. Myers, “Response Surface Methodology in Quality Improvement,” Communications in Statistics – Theory and Methods, vol.20, no.2, pp.457-476, 1991. [Myers 02] R. H. Myers and D. Montgomery, “Response Surface Methodology: Process and Product Optimization Using Designed Experiments, ” second edition, A Wiley-Interscience publication, 2002. [Nomura 06] K. Nomura, H. Ohta, A. Takagi, T. Kamiya, M. Hirano, and H. Hosono, “Amorphous Oxide Semiconductors for High-Performance Flexible Thin-Film Transistors, ” Journal of Applied Physics, vol. 45, pp.4303-4308, 2006. [Nathan 04] A. Nathan, A. Kumar, K. Sakariya, P. Servati, S. Sambandan, and D. Striakhilev, “Amorphous Silicon Thin Film Transistor Circuit Integration for Organic LED Displays on Glass and Plastic,” Solid-State Circuits, IEEE Journal of, vol. 39, no. 9, pp. 1477-1486, 2004. [Noren 01] K. Noren and J. Ross, “Analog Circuit Design Using Genetic Algorithms, ” EE Times, Aug. 2001. [Park 09] J.-S. Park, T.-W. Kim, D. Stryakhilev, J.-S. Lee, S.-G. An, Y.-S. Pyo, D.-B. Lee, Y. G. Mo, D.-U. Jin, and H. K. Chung, “Flexible Full Color Organic Light-Emitting Diode Display on Polyimide Plastic Substrate Driven by Amorphous Indium-Gallium Zinc Oxide Thin-Film Transistors,” Appl.Phys. Lett., vol. 95, no. 1, pp. 013 503, Jul. 2009. [Pengelly 02] J. Pengelly, “Monta Carlo Methods, ” University of Utago, Feb. 2002. [Powell 83] M. J. Powell, “Charge trapping instabilities in amorphous silicon–silicon nitride thin-film transistors,” Appl. Phys. Lett., vol. 43, no. 6, pp. 597–599, Sep. 1983. [Rao 46] C. R. Rao, “Hypercubes of Strength 'd' Leading to Confounded Designs in Factorial Experiments,“ Bulletin of the Calcutta Mathematical Society, vol. 38 . pp. 67-78 1946. [Rao 47] C. R. Rao, “Factorial Experiment Derivable from Combinatorial Arrangements of Arrays, ” Supplement to the Journal of the Royal Statistical Society, vol. 9, no. 1, pp. 128-139, 1947. [Rao 49] C. R. Rao, “On a Class of Arrangements, ” Proceedings of the Edinburgh Mathematical Society, pp. 119-125, Dec. 1949. [Servati 02a] P. Servati, S. Prakash, A. Nathan, and C. Py, “Amorphous silicon driver circuits for organic light-emitting diode displays,” Journal of Vacuum Science & Technology A: Vacuum, Surfaces, and Films, vol.20, no.4, pp.1374-1378, July. 2002. [Servati 02b] P. Servati and A. Nathan, “Modeling of the reverse characteristics of a-Si:H TFTs,” Electron Devices, IEEE Transactions on, vol. 49, pp. 812-819, 2002. [Servati 02c] P. Servati and A. Nathan, “Modeling of the static and dynamic behavior of hydrogenated amorphous silicon thin-film transistors,” Journal of Vacuum Science and Technology A, Vacuum, Surfaces, and Films, vol. 20, pp. 1038-1042, 2002. [Sekitani 05a] T. Sekitani, S. Iba, Y. Kato, Y. Noguchi, T. Someya, T. Sakurai, “Ultraflexible organic field-effect transistors embedded at a neutral strain position,” Applied Physics Letters, vol.87, no.17, pp.173502-173502-3, Oct. 2005. [Sekitani 05b] T. Sekitani, S. Iba, Y. Kato, Y. Noguchi, T. Someya, T. Sakurai, “Ultraflexible organic field-effect transistors embedded at a neutral strain position,” Applied Physics Letters, vol.87, no.17, pp.173502-173502-3, Oct. 2005. [Shringarpure 07] Rahul Shringarpure, Sameer Venugopal, Zi Li, Lawrence T. Clark, David R. Allee, Edward Bawolek, and Daniel Toy, “Circuit Simulation of Threshold-Voltage Degradation in a-Si: H TFTs Fabricated at 175℃”, IEEE Transactions on Electron Devices, Vol.54, No. 7, July, 2007. [Smedt 03] B. D. Smedt, and G. C. E. Gielen, “WATSON: Design Space Boundary Exploration and Model Generation for Analog and RFIC Design,” IEEE Transaction on Computer-Aided Design of Integrated Circuits and Systems, vol.22, no.2, pp. 213-224, Feb. 2003. [Su 93] H. Su, C. Michael, and M. Ismail, “Yield Optimization of Analog MOS Integrated Circuits Including Transistor Mismatch,” International Symposium on Circuits and Systems, vol. 3, pp. 1801-1804, May. 1993. [Su 10] L. Y. Su, H. Y. Lin, S. L. Wang, Y. H. Yeh, C. C. Cheng, L. H. Peng, and J. J. Huang, “Effects of Gate-Bias Stress on ZnO Thin-Film Transistors,” Journal of the Society for Information Display, vol. 18, pp. 802-806, Oct. 2010. [Sung 10] S. Y. Sung, J. H. Choi, U. B. Han, K. C. Lee, J. H. Lee, J. J. Kim, W. Lim, S. J. Pearton, D. P. Norton, and Y. W. Heo, “Effect of Ambient Atmosphere on The Transfer Characteristics and Gate-bias Stress Stability of Amorphous Indium-Gallium-Zinc Oxide Thin-Film Transistors,” Applied Physics Letters, vol.96, pp.102107-1, 2010. [Suresh 08] A. Suresh and J. F. Muth, “Bias Stress Stability of Indium Gallium Zinc Oxide Channel Based Transparent Thin-Film Transistors, ” Applied Physics Letters, vol. 92, pp. 033502-033502.3, Jan. 2008. [Takagi 05] A. Takagi, K. Nomura, H. Ohta, H. Yanagi, T. Kamiya, M. Hirano, and H. Hosono, “Carrier transport and electronic structure in amorphous oxide semiconductor, a-InGaZnO4,” Journal of Thin Solid Films, vol. 486, pp.38-41, 2005. [Tarn 10] Y. C. Tarn, P. C. Ku, H. H. Hsieh, and L. H. Lu, “An Amorphous-Silicon Operational Amplifier and Its Application to a 4-Bit Digital-to-Analog Converter,” IEEE Journal of Solid-State Circuits, vol.45, no.5, pp.1028-1035, May. 2010. [Taherzadeh-Sani 03] M. Taherzadeh-Sani, R. Lotfi, H. Zare-Hoseini, and O. Shoaei, “Design Optimization of Analog Integrated Circuits using Simulation-Based Genetic Algorithm,” IEEE International Symposium on Signals, Circuits, and Systems, vol. 1, pp.73-76, Jul. 2003. [Tang 93] Boxin Tang, “Orthogonal Array-Based Latin Hypercubes” Journal of American Statistical Association, vol. 88, No.424, Dec. 1993. [Tiwary 06] S. K. Tiwary, P. K. Tiwary, and R. A. Rutenbar, “Generation of Yield-Aware Pareto Surfaces for Hierarchical Circuit Design Space Exploration, ” Design Automation Conference, pp.31-36, 2006. [Venugopal 07] S. M. Venugopal and D. R. Allee, “Integrated a-Si:H Source Drivers for 4 ′′ QVGA Electrophoretic Display on Flexible Stainless Steel Substrate,” Display Technology, Journal of, vol.3, no.1, pp.57-63, March. 2007. [Web Resource 1] https://controls.engin.umich.edu/wiki/images/3/3f/L4_Array.jpg [Web Resource 2] https://controls.engin.umich.edu/wiki/index.php/File:Selector.jpg [Web Resource 3] www.gnu.org/software/gsl, GNU Operating System Official Website. [Zan 10] H. W. Zan, W.T. Chen, C. W. Chou, C. C. Tsai, C. N. Huang, and H. W. Hsueh, “Low Temperature Annealing with Solid-State Laser on UV Lamp Irradiation on Amorphous IGZO Thin-Film Transistors, ” Electrochemical and Solid-State Letters, vol. 13, pp. H144-H146, Mar. 2010. [Zhang 11] J. Zhang, X. F. Li, J. G. Lu, Z. Z. Ye, L. Gong, P. Wu, J. Huang, Y. Z. Zhang, L. X. Chen, and B. H. Zhao, “Performance and Stability of Amorphous InGaZnO Thin-Film Transistors with a Design Device Structure, ” Journal of Applied Physics, vol. 110, Oct. 2011. [Zener 61] C. Zener, “A Mathematical Aid in Optimizing Engineering Designs, ” Proceedings of the National Academy of Sciences of the United States of America, vol. 47, No. 4, pp. 537-539, Apr. 1961. [Zhou 06] L. Zhou, A. Wanga, S. C. Wu, J. Sun, S. Park, and T. N. Jackson, “All-organic active matrix flexible display,” Applied Physics Letters, vol.88, no.8, pp.083502-083502-3, Feb. 2006. | |
dc.identifier.uri | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/6705 | - |
dc.description.abstract | 軟性薄膜電晶體技術在近年有越來越多的應用。軟性薄膜電晶體技術相較於傳統的矽技術有許多優點,例如較低的成本、較短的製作時間,以及其可撓的特性。目前軟性薄膜電晶體技術有三個較大的問題:(1) 製程中臨界電壓的變異、(2) 電路老化造成臨界電壓的改變、(3) 電路受到撓曲時漂移率的改變。電路設計者在設計電路時無法有效的考慮各種效應,但以上所提及的效應對電路良率有極大的影響。因此此篇論文提出一個軟性薄膜電晶體類比電路良率最佳化的自動化軟體,考慮以上所提的三種主要效應。此良率最佳化軟體所提出的演算法是建立在反應曲面法(response surface methodology)之上,並利用直交表(orthogonal array)判斷模擬的重要變數。本篇論文使用8微米a-Si與10微米IGZO薄膜電晶體製程下四種不同的有機發光二極體驅動電路,以及差動放大器,並且考慮兩種不同的材料技術。實驗結果顯示此最佳化軟體分別提升了a-Si與IGZO技術發光二極體驅動電路6.8%、12.0%的良率。此最佳化軟體提供使用者電路中各電晶體寬度的組合以達到在老化、撓曲,以及製程變異的情況下最佳的良率。 | zh_TW |
dc.description.abstract | Flexible thin-film transistor (TFT) technology is widely used in recent years. Flexible TFT technology has many advantages over conventional silicon technology such as low cost, short manufacturing time, and flexibility. Flexible TFT technology has three important problem that may cause yield loss of flexible TFT circuits. They are 1) Process variation in threshold voltage, 2) aging effect results in threshold voltage shift, and 3) bending effect result in mobility change. It is hard for designer to consider all the effects when designing the flexible TFT circuits. Thus, this thesis proposes a yield optimization automation tool for analog flexible TFT circuits, considering the above three effects. Response surface methodology based optimization flow is proposed in this thesis, using orthogonal array to perform the screening experiment to identify important variables. Organic light-emitting diode (OLED) drivers and operational amplifier (OPAMP) using 8μm amorphous-silicon TFT technology and 10 μm Indium-Gallium-Zinc Oxide TFT technology are demonstrated. Experimental results show that this tool can promote the yield of a-Si and IGZO OLED driver by average 6.8% and 12.0%, respectively. | en |
dc.description.provenance | Made available in DSpace on 2021-05-17T09:16:37Z (GMT). No. of bitstreams: 1 ntu-101-R99943083-1.pdf: 1403196 bytes, checksum: d376f6e125f37d7a42dad4ae6ac4d3f1 (MD5) Previous issue date: 2012 | en |
dc.description.tableofcontents | 摘要 i
Abstract ii Table of Contents iii List of Figures v List of Tables vii Chapter 1 Introduction 1 1.1 Motivation 1 1.2 Proposed Technique 4 1.3 Contributions 8 1.4 Organization 8 Chapter 2 Background 9 2.1 Flexible TFT Technologies 9 2.1.1 Amorphous-silicon Thin-Film Transistors 9 2.1.2 Indium-Gallium-Zinc Oxide Thin-Film Transistors 12 2.2 Bending Effect and Aging Effect on Flexible TFTs 15 2.2.1 Bending Effect on Flexible TFTs 15 2.2.2 Aging Effect on Flexible TFTs 18 2.3 Orthogonal Array 22 2.4 Analog Circuit Optimization 25 2.4.1 Geometric Programming 27 2.4.2 Simulated Annealing 29 2.4.3 Genetic Algorithm 31 2.4.4 Response Surface Methodology 34 2.5 FlexiAnalyzer 38 Chapter 3 Proposed Technique 42 3.1 FlexiOptimizer 42 3.2 YieldAnalyzer 44 3.2.1 Process Variation of Vth0 44 3.2.2 Aging Effect 46 3.2.3 Bending Effect 49 3.3 Response Surface Methodology 50 3.3.1 Screening Experiment 54 3.3.2 First-Order Model Fitting 56 3.3.3 Steppest-Ascent Method 59 3.3.4 Second-Order Model Fitting 62 3.3.5 Second-Order Model Result Calculation 63 3.3.6 Correlation Terms Handling 64 Chapter 4 Experimental Results 65 4.1 Circuits under Test 65 4.2 Yield Optimization Results 68 4.2.1 OLED Drivers 68 4.2.2 Differential Operational Amplifier 72 4.2.3 Optimize New/Bent or Aged/Bent 77 4.3 Technique Effectiveness Analysis 78 Chapter 5 Conclusion and Future Work 82 Reference 84 Appendix User Manual 93 A.1 Getting Started with FlexiOptimizer 93 A.1.1 What is FlexiOptimizer 93 A.1.2 Content of FlexiOptimizer 93 A.1.3 How to Use FlexiOptimizer 94 A.2 Command-Line Command and Example 94 | |
dc.language.iso | en | |
dc.title | 軟性薄膜電晶體類比電路的良率最佳化 | zh_TW |
dc.title | Yield Optimization of Flexible TFT Analog Circuits | en |
dc.type | Thesis | |
dc.date.schoolyear | 101-1 | |
dc.description.degree | 碩士 | |
dc.contributor.oralexamcommittee | 劉建男,黃建璋,陳奕君 | |
dc.subject.keyword | 良率最佳化,類比電路,軟性薄膜電晶體技術,反應曲面法,直交表, | zh_TW |
dc.subject.keyword | Yield Optimization,Flexible TFT technology,Analog Circuits,Response Suface Methodology,Orthogonal Array, | en |
dc.relation.page | 102 | |
dc.rights.note | 同意授權(全球公開) | |
dc.date.accepted | 2012-11-12 | |
dc.contributor.author-college | 電機資訊學院 | zh_TW |
dc.contributor.author-dept | 電子工程學研究所 | zh_TW |
顯示於系所單位: | 電子工程學研究所 |
文件中的檔案:
檔案 | 大小 | 格式 | |
---|---|---|---|
ntu-101-1.pdf | 1.37 MB | Adobe PDF | 檢視/開啟 |
系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。