請用此 Handle URI 來引用此文件:
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/62433
完整後設資料紀錄
DC 欄位 | 值 | 語言 |
---|---|---|
dc.contributor.advisor | 陳秋麟(Chern-Lin Chen) | |
dc.contributor.author | Ping-Chun Hsieh | en |
dc.contributor.author | 謝秉均 | zh_TW |
dc.date.accessioned | 2021-06-16T16:02:28Z | - |
dc.date.available | 2014-07-26 | |
dc.date.copyright | 2013-07-26 | |
dc.date.issued | 2013 | |
dc.date.submitted | 2013-07-06 | |
dc.identifier.citation | [1] Research and Markets, “AC-DC Power Supplies: Worldwide Forecasts, 10th ed.,” Sep. 2011.
[2] Research and Markets, “External ac-dc power supplies: Worldwide forecasts, 10th ed.,” Apr. 2011. [3] N. Mohan, T. M. Undeland, and W. P. Robbins, Power Electronics: Converters, Applications, and Design, 3th edition, USA: John Wiley & Sons, 2003. [4] Understanding power MOSFET data sheet parameters, AN11158 Application Note, NXP B.V, Eindhoven, The Netherlands, 2013. [5] Primary-Side-Control PWM Controller, FAN102 Data Sheet, Fairchild, Inc., South Portland, ME, 2009. [6] C. Chang, Y. Lin, and Y. Tzou, “Digital primary-side sensing control for flyback converters,” in Proc. Int. Conf. Power Electronics and Drive Systems, 2009, pp. 689-694. [7] Design Guidelines for Flyback Converters Using FSQ-series Fairchild Power Switch (FPS™), AN-4150 Application Note, Fairchild, Inc., South Portland, ME, 2006. [8] R. Nalepa, N. Barry, and P. Meaney, “Primary side control circuit of a flyback converter,” in Proc. IEEE Applied Power Electronics Conference and Expositions, 2001, pp. 542-547. [9] A. Ball and K. Valdez, “Circuit and method for a switching power supply with primary side transformer sensing,” U.S. Patent 6,333,624, Dec. 25, 2001. [10] C. E. Harm, G. Knoedl, and W. A. Nitz, “Output voltage estimating circuit for a power converter having galvanic isolation between input and output circuits,” U.S. Patent 5,138543, Aug. 11, 1992. [11] T.-Y. Yang et al., “Primary-side Regulated Pulse Width Modulation Controller with Improved Load Regulation,” U.S. Patent 6,836,415, Dec. 28, 2004. [12] Isolated No-Opto Synchronous Flyback Controller with Wide Input Supply Range, LT3825 Datasheet, Linear Technology, Inc., Milpitas, CA, 2005. [13] M. G. Negrete, “Regulator for isolated flyback power supply using primary side sensing,” U.S. Patent 2008/0031018, Feb. 7, 2008 [14] Primary Feedback CC/CV PWM Controller for Flyback Converters, R7711A Datasheet, Richtek Technology, Inc., Hsinchu, Taiwan, 2012. [15] TEA172X 5 W to 11 W Power Supply/USB charger, AN11060 Application Note, NXP B.V, Eindhoven, The Netherlands, 2012. [16] H.-Y. Shaw, “Primary-Side Sensing Technique of Output Voltage Using in Flyback Converter,” M.S. thesis, Dept. Electron. Eng., National Taiwan University, Taipei, Taiwan, 2011. [17] P. Konecny and Y. Yedevelly, “Primary side sensing for isolated fly-back converters,” U.S. Patent 2011/0157922, Jun. 30, 2011. [18] F. Lin, “Flyback primary side output voltage sensing system and method,” U.S. Patent 2012/0140531, Jun. 7, 2012. [19] Y.-C. Chang et al., “Systems and methods for constant voltage mode and constant current mode in flyback power converters with primary-side sensing and regulation,” U.S. Patent 2012/0075891, Mar. 29, 2012. [20] High Precision CC/CV Primary-Side Controller, OB2520 Datasheet, On-Bright Electronics Co., Ltd., Shanghai, China. [21] Primary side control IC for off-line battery chargers, AP3708N Datasheet, BCD Semiconductor Co., Ltd., Shanghai, China, 2009. [22] L6565 Quasi-Resonant Controller, AN1326 Application Note, STMicroelectronics N. V., Geneva, Switzerland. [23] R. D. Stracquadaini, “Mixed mode control (fixed off time & quasi resonant) for flyback converter,” in Proc. IEEE Industrial Electronic. Society Conference, 2010, pp. 556-561. [24] Design Guidelines for Flyback Converters Using FSQ-series Fairchild Power Switch (FPS™), AN-4150 Application Note, Fairchild, Inc., South Portland, ME, 2006. [25] J.-M. Zhang, H.-L. Zeng, and X.-K. Wu, “An adaptive blanking time control scheme for an audible noise-free quasi-resonant flyback converter,” IEEE Trans. Power Electron., vol. 26, no. 10, pp. 2735-2742, Oct. 2011. [26] G.-B. Koo, S.-C. Moon, and J.-T. Kim, “A new valley-detection method for the quasi-resonance switching,” in Proc. IEEE Applied Power Electronics Conference and Exposition, 2010, pp. 540-543. [27] S.-L. Chen and J. Jin, “Quasi-resonant controlling and driving circuit and method for a flyback converter,” U.S. Patent 2012/0299561, Nov. 29, 2012. [28] T.-Y. Yang et al., “Power converter having phase lock circuit quasi-resonant soft switching,” U.S. Patent 2007/0109820, May. 17, 2007. [29] T.-Y. Yang et al., “Switching control circuit having a valley voltage detector to achieve soft switching for a resonant power converter,” U.S. Patent 2007/0121352, May. 31, 2007. [30] Y.-L Weng, “Valley Detection for Quasi-Resonant Flyback Converter,” M.S. thesis, Dept. Electron. Eng., National Taiwan University, Taipei, Taiwan, 2011. [31] W. Rhee, “Design of high-performance CMOS charge pumps in phase-locked loops,” in Proc. IEEE International Symposium on Circuits and Systems, vol. 2, 1999, pp. 545-548. [32] Rapidly Implement Application Circuits Up to 8 W Using CamSemi’s PSS Topology and Advanced Controller ICs, Basic C2160 Design Guide, CamSemi, Ltd., Cambridge, United Kingdom, 2009. [33] Design Guidelines for Quasi-Resonant Converters Using FSCQ-series Fairchild Power Switch (FPS™), AN-4146 Application Note, Fairchild, Inc., South Portland, ME, 2005. [34] Application Notes for AP4340/L System Solution, Application Note 1078, BCD Semiconductor Co., Ltd., Shanghai, China, 2012. | |
dc.identifier.uri | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/62433 | - |
dc.description.abstract | 本篇論文針對一次側控制之準諧振返馳式轉換器提出可達成準確輸出電壓調控之一次側偵測電路與全自動之波谷切換技術。藉由追蹤輔助繞組的電壓斜率,控制晶片可使用簡單的類比電路,在二次側電感之電流降至某一固定值的瞬間取得輸出電壓資訊,進而減少輸入線電壓與輸出負載對於輸出電壓的影響。為了方便以類比方式偵測電壓的斜率值,將輔助繞組的回授電壓與一固定斜率之斜坡電壓相加,使偵測電路改為追蹤零斜率之瞬間。
本文所提出的自動波谷切換技術採用擾動觀察法來偵測諧振之波谷,不需要任何額外的離散元件即可達成波谷切換。除此之外,為了避免在較輕載時產生嚴重的電磁干擾,採用波谷省略方式來降低切換頻率,使得功率電晶體在第一個之後的汲極電壓波谷開始導通。考慮到電壓偵測接腳存在一定程度的雜散電容而使得諧振波谷點產生延遲,本文也提出可測量與修正RC延遲之電路來校正此非理想效應。 採用世界先進0.5-um 5-V/40-V CMOS高低壓混合製程之電路模型,本文將所提出之電路技術整合在返馳式轉換器控制晶片中並進行全系統之模擬。針對本文所設計輸出電壓為6.2 V與額定功率5 W之一次側準諧振返馳式轉換器,模擬結果顯示在最高與最低之輸入線電壓下,從10%負載到全載的範圍中輸出電壓之變動量皆不大於0.8%。同時,若針對不同準諧振頻率、負載電流、與雜散電容進行模擬,所提出的波谷切換電路皆可準確使功率電晶體導通在汲極電壓之最低點。 | zh_TW |
dc.description.abstract | This thesis presents methods and circuits to achieve tight output voltage regulation and self-calibrated valley switching for primary-side-control quasi-resonant (QR) flyback converters. By tracking the slope of auxiliary winding voltage, the controller retrieves the output voltage information at a fixed diode current with a simple analog method, and it thus suppresses the load and line effects on the output voltage. To sense the voltage slope, a compensating ramp is applied to the feedback voltage and the sensing circuit detects the zero-slope point instead.
The proposed self-calibrated valley switching circuit is based on perturb and observe (P&O) algorithm to automatically detect the QR valley, and no extra off-chip component is required. Besides, to avoid EMI problem, the valley skipping method is employed to switch on the power MOSFET at later QR valley rather than the first one to lower switching frequency under light load condition. Considering the valley-point mismatch effect due to parasitic capacitance, RC delay estimation and tangency extraction circuit are also developed to correct the non-ideal effect. A primary-side flyback controller incorporating the two proposed circuits has been designed and simulated using the SPICE model for VIS 0.5-m 5-V/40-V high-voltage CMOS process. Simulation results from a 6.2-V/5-W QR flyback converter exhibit 0.8% output voltage variation from 10% load to full load considering both low and high line voltages. Meanwhile, simulations conducted under different QR frequencies, various load conditions, and different amounts of parasitic capacitance confirm the validity of the proposed valley switching technique. | en |
dc.description.provenance | Made available in DSpace on 2021-06-16T16:02:28Z (GMT). No. of bitstreams: 1 ntu-102-R00943040-1.pdf: 3482431 bytes, checksum: d9ee04e10d105b4757458f39728f158e (MD5) Previous issue date: 2013 | en |
dc.description.tableofcontents | 謝辭 i
中文摘要 ii ABSTRACT iii CONTENTS v LIST OF FIGURES ix LIST OF TABLES xiii Chapter 1 Introduction 1 1.1 Background 1 1.1.1 Operating Principles of a Flyback Converter 3 1.1.2 Typical Functional Blocks of a Flyback Control IC 6 1.1.3 Operational Stages of a Flyback Control IC 9 1.2 Evaluation Metrics 11 1.2.1 Load/Line Regulation: 11 1.2.2 Efficiency 11 1.2.3 Standby Power 12 1.3 Conventional Feedback Scheme of a Flyback Converter 12 1.4 Issues on Hard Switching 14 1.5 Research Objective 15 1.6 Overview 17 Chapter 2 Primary-Side Control and Quasi Resonance in Flyback Converters 20 2.1 Survey of Primary-Side-Control Flyback Converters 20 2.1.1 General Considerations 20 2.1.2 Load Compensation Method 22 2.1.3 Sampling at Zero Diode Current 23 2.1.4 Sampling at Non-Zero Diode Current 23 2.1.5 Sampling at a Constant Non-Zero Diode Current 24 2.2 Soft Switching 25 2.2.1 Load-Resonant Converters 26 2.2.2 Quasi-Resonant Converters 27 2.3 The Challenges of Quasi-resonant Flyback Converter 29 2.3.1 Variation of Resonant Frequency 31 2.3.2 Maximum Switching Frequency and Valley Skipping 31 2.3.3 Gate Driver Delay 32 2.3.4 Parasitic Capacitance at Voltage Sensing Pin 33 2.4 Survey of Quasi-resonant Flyback Converters 34 2.4.1 Zero Current Detection Method 35 2.4.2 Synchronization with RC Delay Network 35 2.4.3 Self-Calibrated Valley Switching 36 Chapter 3 Proposed Primary-Side Sensing Circuit with Tight Output Voltage Regulation 38 3.1 Principle of Primary-Side Sensing 38 3.2 Circuit Implementation 39 3.2.1 Slope Compensation Circuit 39 3.2.2 Zero-Slope Detector 40 3.3 Practical Issue on Primary-Side Sensing 44 3.3.1 Primary-Side Snubber 45 3.3.2 Reduction in Bandwidth of Voltage Buffer 46 3.4 Simulation Results 47 3.5 Summary 48 Chapter 4 Proposed Self-Calibrated Valley Switching Circuit 49 4.1 Principle of Self-Calibrated Valley Switching 49 4.1.1 Perturb and Observe Method in Valley Switching 51 4.1.2 On-Chip Estimation of RC Delay in a Sinusoid 51 4.1.3 Valley-Point-Mismatch Correction Method 53 4.2 Circuit Implementation 54 4.2.1 Interleaved-Sampling Valley Switching Circuit 55 4.2.2 Reduction of Gate-Driver Delay Effect 59 4.2.3 Valley Skipping Technique 60 4.2.4 RC Delay Estimation Circuit 62 4.2.5 QR Tangency Extractor and Compensator 64 4.3 Simulation Results 66 4.4 Summary 69 Chapter 5 Multi-Mode Operation and Full-System Simulation of the Primary-Side-Control Quasi-Resonant Flyback Converter 70 5.1 System Design and Compensation Scheme 70 5.2 Multi-mode Operation 75 5.2.1 Green-Mode Oscillator 75 5.2.2 Burst-Mode Control 76 5.3 Full-system Simulation 78 5.3.1 Performance of Output Voltage Regulation 78 5.3.2 Performance of Valley Switching 81 Chapter 6 Conclusions and Future Works 85 6.1 Conclusions 85 6.2 Obstacles and Future Works 86 6.2.1 Chip Verification and Experiments 86 6.2.2 Temperature Effect on Output Voltage 86 6.2.3 Dummy Load Requirement 87 REFERENCES 89 APPENDIX 93 A.1 Layout of Control IC 93 | |
dc.language.iso | en | |
dc.title | 具有嚴格輸出電壓調控與自動波谷切換之一次側控制準諧振返馳式轉換器設計 | zh_TW |
dc.title | Design of a Primary-Side-Control Quasi-Resonant Flyback Converter With Tight Output Voltage Regulation and Self-Calibrated Valley Switching | en |
dc.type | Thesis | |
dc.date.schoolyear | 101-2 | |
dc.description.degree | 碩士 | |
dc.contributor.oralexamcommittee | 黃文楠(Wen-Nan Huang),林志毅(Chih-Yi Lin),羅有綱(Yu-Kang Lo),涂榮杰(Rong-Jie Tu) | |
dc.subject.keyword | 返馳式轉換器,一次側控制,輸出電壓調控,準諧振,波谷切換, | zh_TW |
dc.subject.keyword | flyback converter,primary-side control,output voltage regulation,quasi-resonant,valley switching, | en |
dc.relation.page | 94 | |
dc.rights.note | 有償授權 | |
dc.date.accepted | 2013-07-08 | |
dc.contributor.author-college | 電機資訊學院 | zh_TW |
dc.contributor.author-dept | 電子工程學研究所 | zh_TW |
顯示於系所單位: | 電子工程學研究所 |
文件中的檔案:
檔案 | 大小 | 格式 | |
---|---|---|---|
ntu-102-1.pdf 目前未授權公開取用 | 3.4 MB | Adobe PDF |
系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。