請用此 Handle URI 來引用此文件:
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/55857
完整後設資料紀錄
DC 欄位 | 值 | 語言 |
---|---|---|
dc.contributor.advisor | 陳奕君(I-Chun Cheng) | |
dc.contributor.author | Min-Sheng Tu | en |
dc.contributor.author | 涂民昇 | zh_TW |
dc.date.accessioned | 2021-06-16T05:09:36Z | - |
dc.date.available | 2019-09-05 | |
dc.date.copyright | 2014-09-05 | |
dc.date.issued | 2014 | |
dc.date.submitted | 2014-08-19 | |
dc.identifier.citation | [1] J. S. E. LILIENFELD, 'Method and apparatus for controlling electric currents,' ed: Google Patents, 1930.
[2] P. K. Weimer, 'The TFT a new thin-film transistor,' Proceedings of the IRE, vol. 50, pp. 1462-1469, 1962. [3] H. Klasens and H. Koelmans, 'A tin oxide field-effect transistor,' Solid-State Electronics, vol. 7, pp. 701-702, 1964. [4] G. Boesen and J. Jacobs, 'ZnO field-effect transistor,' Proceedings of the IEEE, vol. 56, pp. 2094-2095, 1968. [5] C. R. Kagan and P. Andry, Thin-film transistors: Taylor & Francis US, 2003. [6] A. Snell, W. Spear, P. Le Comber, and K. Mackenzie, 'Application of amorphous silicon field effect transistors in integrated circuits,' Applied Physics A, vol. 26, pp. 83-86, 1981. [7] H. Kawamoto, 'The history of liquid-crystal displays,' Proceedings of the IEEE, vol. 90, pp. 460-500, 2002. [8] C.-H. Lee, A. Sazonov, and A. Nathan, 'High-mobility nanocrystalline silicon thin-film transistors fabricated by plasma-enhanced chemical vapor deposition,' Applied Physics Letters, vol. 86, p. 222106, 2005. [9] A. Z. Kattamis, R. J. Holmes, I.-C. Cheng, K. Long, J. C. Sturm, S. R. Forrest, et al., 'High mobility nanocrystalline silicon transistors on clear plastic substrates,' Electron Device Letters, IEEE, vol. 27, pp. 49-51, 2006. [10] P. F. Carcia, R. S. McLean, M. H. Reilly, and G. Nunes, 'Transparent ZnO thin-film transistor fabricated by rf magnetron sputtering,' Applied Physics Letters, vol. 82, p. 1117, 2003. [11] S. Masuda, K. Kitamura, Y. Okumura, S. Miyatake, H. Tabata, and T. Kawai, 'Transparent thin film transistors using ZnO as an active channel layer and their electrical properties,' Journal of Applied Physics, vol. 93, p. 1624, 2003. [12] E. M. C. Fortunato, P. M. C. Barquinha, A. C. M. B. G. Pimentel, A. M. F. Gonçalves, A. n. J. S. Marques, R. F. P. Martins, et al., 'Wide-bandgap high-mobility ZnO thin-film transistors produced at room temperature,' Applied Physics Letters, vol. 85, p. 2541, 2004. [13] Y.-L. Wang, F. Ren, W. Lim, D. P. Norton, S. J. Pearton, I. I. Kravchenko, et al., 'Room temperature deposited indium zinc oxide thin film transistors,' Applied Physics Letters, vol. 90, p. 232103, 2007. [14] W. B. Jackson, R. L. Hoffman, and G. S. Herman, 'High-performance flexible zinc tin oxide field-effect transistors,' Applied Physics Letters, vol. 87, p. 193503, 2005. [15] K. Nomura, H. Ohta, K. Ueda, T. Kamiya, M. Hirano, and H. Hosono, 'Thin-film transistor fabricated in single-crystalline transparent oxide semiconductor,' Science, vol. 300, pp. 1269-72, May 23 2003. [16] K. Nomura, H. Ohta, A. Takagi, T. Kamiya, M. Hirano, and H. Hosono, 'Room-temperature fabrication of transparent flexible thin-film transistors using amorphous oxide semiconductors,' Nature, vol. 432, pp. 488-492, 2004. [17] K. Nomura, A. Takagi, T. Kamiya, H. Ohta, M. Hirano, and H. Hosono, 'Amorphous Oxide Semiconductors for High-Performance Flexible Thin-Film Transistors,' Japanese Journal of Applied Physics, vol. 45, pp. 4303-4308, 2006. [18] R. A. Street, 'Thin-Film Transistors,' Advanced Materials, vol. 21, pp. 2007-2022, 2009. [19] E. Fortunato and R. Martins, 'Where science fiction meets reality? With oxide semiconductors!,' physica status solidi (RRL) - Rapid Research Letters, vol. 5, pp. 336-339, 2011. [20] E. Fortunato, P. Barquinha, and R. Martins, 'Oxide semiconductor thin-film transistors: a review of recent advances,' Adv Mater, vol. 24, pp. 2945-86, Jun 12 2012. [21] K. Nomura, T. Aoki, K. Nakamura, T. Kamiya, T. Nakanishi, T. Hasegawa, et al., 'Three-dimensionally stacked flexible integrated circuit: Amorphous oxide/polymer hybrid complementary inverter using n-type a-In–Ga–Zn–O and p-type poly-(9,9-dioctylfluorene-co-bithiophene) thin-film transistors,' Applied Physics Letters, vol. 96, p. 263509, 2010. [22] V. Avrutin, D. J. Silversmith, and H. Morkoc, 'Doping asymmetry problem in ZnO: current status and outlook,' Proceedings of the IEEE, vol. 98, pp. 1269-1280, 2010. [23] J. K. Jeong, H. Won Yang, J. H. Jeong, Y.-G. Mo, and H. D. Kim, 'Origin of threshold voltage instability in indium-gallium-zinc oxide thin film transistors,' Applied Physics Letters, vol. 93, p. 123508, 2008. [24] J. S. Jung, K. S. Son, K.-H. Lee, J. S. Park, T. S. Kim, J.-Y. Kwon, et al., 'The impact of SiNx gate insulators on amorphous indium-gallium-zinc oxide thin film transistors under bias-temperature-illumination stress,' Applied Physics Letters, vol. 96, p. 193506, 2010. [25] A. Gelatos and J. Kanicki, 'Bias stress‐induced instabilities in amorphous silicon nitride/hydrogenated amorphous silicon structures: Is the ‘‘carrier‐induced defect creation’’model correct?,' Applied Physics Letters, vol. 57, pp. 1197-1199, 1990. [26] F. Libsch and J. Kanicki, 'Bias‐stress‐induced stretched‐exponential time dependence of charge injection and trapping in amorphous thin‐film transistors,' Applied Physics Letters, vol. 62, pp. 1286-1288, 1993. [27] J.-S. Park, J. K. Jeong, H.-J. Chung, Y.-G. Mo, and H. D. Kim, 'Electronic transport properties of amorphous indium-gallium-zinc oxide semiconductor upon exposure to water,' Applied Physics Letters, vol. 92, p. 072104, 2008. [28] P.-T. Liu, Y.-T. Chou, and L.-F. Teng, 'Environment-dependent metastability of passivation-free indium zinc oxide thin film transistor after gate bias stress,' Applied Physics Letters, vol. 95, p. 233504, 2009. [29] K. Nomura, T. Kamiya, M. Hirano, and H. Hosono, 'Origins of threshold voltage shifts in room-temperature deposited and annealed a-In–Ga–Zn–O thin-film transistors,' Applied Physics Letters, vol. 95, p. 013502, 2009. [30] E. Kennard and E. Dieterich, 'An Effect of Light upon the Contact Potential of Selenium and Cuprous Oxide,' Physical Review, vol. 9, pp. 58-63, 1917. [31] L. Grondahl, 'Theories of a new solid junction rectifier,' Science, vol. 64, pp. 306-308, 1926. [32] H. Kawazoe, M. Yasukawa, H. Hyodo, M. Kurita, H. Yanagi, and H. Hosono, 'P-type electrical conduction in transparent thin films of CuAlO2,' Nature, vol. 389, pp. 939-942, 1997. [33] H. Ohta, K.-i. Kawamura, M. Orita, M. Hirano, N. Sarukura, and H. Hosono, 'Current injection emission from a transparent p–n junction composed of p-SrCu2O2/n-ZnO,' Applied Physics Letters, vol. 77, p. 475, 2000. [34] H. Yanagi, S.-i. Inoue, K. Ueda, H. Kawazoe, H. Hosono, and N. Hamada, 'Electronic structure and optoelectronic properties of transparent p-type conducting CuAlO2,' Journal of Applied Physics, vol. 88, p. 4159, 2000. [35] K. Ueda, T. Hase, H. Yanagi, H. Kawazoe, H. Hosono, H. Ohta, et al., 'Epitaxial growth of transparent p-type conducting CuGaO2 thin films on sapphire (001) substrates by pulsed laser deposition,' Journal of Applied Physics, vol. 89, p. 1790, 2001. [36] H. Yanagi, T. Hase, S. Ibuki, K. Ueda, and H. Hosono, 'Bipolarity in electrical conduction of transparent oxide semiconductor CuInO2 with delafossite structure,' Applied Physics Letters, vol. 78, p. 1583, 2001. [37] H. Yanagi, K. Ueda, H. Ohta, M. Orita, M. Hirano, and H. Hosono, 'Fabrication of all oxide transparent p–n homojunction using bipolar CuInO2 semiconducting oxide with delafossite structure,' Solid state communications, vol. 121, pp. 15-17, 2001. [38] T. Mine, H. Yanagi, K. Nomura, T. Kamiya, M. Hirano, and H. Hosono, 'Control of carrier concentration and surface flattening of CuGaO2 epitaxial films for a p-channel transparent transistor,' Thin Solid Films, vol. 516, pp. 5790-5794, 2008. [39] Z. Q. Yao, B. He, L. Zhang, C. Q. Zhuang, T. W. Ng, S. L. Liu, et al., 'Energy band engineering and controlled p-type conductivity of CuAlO2 thin films by nonisovalent Cu-O alloying,' Applied Physics Letters, vol. 100, p. 062102, 2012. [40] K. Matsuzaki, K. Nomura, H. Yanagi, T. Kamiya, M. Hirano, and H. Hosono, 'Epitaxial growth of high mobility Cu2O thin films and application to p-channel thin film transistor,' Applied Physics Letters, vol. 93, p. 202107, 2008. [41] E. Fortunato, V. Figueiredo, P. Barquinha, E. Elamurugu, R. Barros, G. a. Gonçalves, et al., 'Thin-film transistors based on p-type Cu2O thin films produced at room temperature,' Applied Physics Letters, vol. 96, p. 192102, 2010. [42] S.-Y. Sung, S.-Y. Kim, K.-M. Jo, J.-H. Lee, J.-J. Kim, S.-G. Kim, et al., 'Fabrication of p-channel thin-film transistors using CuO active layers deposited at low temperature,' Applied Physics Letters, vol. 97, p. 222109, 2010. [43] X. Zou, G. Fang, L. Yuan, M. Li, W. Guan, and X. Zhao, 'Top-Gate Low-Threshold Voltage Thin-Film Transistor Grown on Substrate Using a High-HfON Gate Dielectric,' Electron Device Letters, IEEE, vol. 31, pp. 827-829, 2010. [44] D.-W. Nam, I.-T. Cho, J.-H. Lee, E.-S. Cho, J. Sohn, S.-H. Song, et al., 'Active layer thickness effects on the structural and electrical properties of p-type Cu2O thin-film transistors,' Journal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures, vol. 30, p. 060605, 2012. [45] Z. Q. Yao, S. L. Liu, L. Zhang, B. He, A. Kumar, X. Jiang, et al., 'Room temperature fabrication of p-channel Cu2O thin-film transistors on flexible polyethylene terephthalate substrates,' Applied Physics Letters, vol. 101, p. 042114, 2012. [46] V. Figueiredo, J. Pinto, J. Deuermeier, R. Barros, E. Alves, R. Martins, et al., 'p-Type CuxO Thin-Film Transistors Produced by Thermal Oxidation,' Journal of Display Technology, vol. 9, pp. 735-740, 2013. [47] C.-Y. Jeong, J. Sohn, S.-H. Song, I.-T. Cho, J.-H. Lee, E.-S. Cho, et al., 'Investigation of the charge transport mechanism and subgap density of states in p-type Cu2O thin-film transistors,' Applied Physics Letters, vol. 102, p. 082103, 2013. [48] S. Y. Kim, C. H. Ahn, J. H. Lee, Y. H. Kwon, S. Hwang, J. Y. Lee, et al., 'p-Channel oxide thin film transistors using solution-processed copper oxide,' ACS Appl Mater Interfaces, vol. 5, pp. 2417-21, Apr 10 2013. [49] J. Sohn, S.-H. Song, D.-W. Nam, I.-T. Cho, E.-S. Cho, J.-H. Lee, et al., 'Effects of vacuum annealing on the optical and electrical properties of p-type copper-oxide thin-film transistors,' Semiconductor Science and Technology, vol. 28, p. 015005, 2013. [50] K. C. Sanal, L. S. Vikas, and M. K. Jayaraj, 'Room temperature deposited transparent p-channel CuO thin film transistors,' Applied Surface Science, 2014. [51] H. Hartnagel, A. Dawar, A. Jain, and C. Jagadish, Semiconducting transparent thin films: Institute of Physics Pub. Bristol [England], 1995. [52] D. S. Ginley, H. Hosono, and D. C. Paine, 'Handbook of transparent conductors,' 2010. [53] G. Y. Zhao, X. Zhi, Y. Ren, and T. Zhu, 'Preparation of Sb:F:SnO2 Films and their Application in Low-E Glass,' Materials Science Forum, vol. 620-622, pp. 5-8, 2009. [54] K. Ihokura and J. Watson, The Stannic Oxide Gas SensorPrinciples and Applications: CRC press, 1994. [55] G. Beensh-Marchwicka, L. Krol-Stȩpniewska, and A. Misiuk, 'Influence of annealing on the phase composition, transmission and resistivity of SnOx thin films,' Thin Solid Films, vol. 113, pp. 215-224, 1984. [56] X. Pan and L. Fu, 'Tin Oxide Thin Films Grown on the (1012) Sapphire Substrate,' Journal of electroceramics, vol. 7, pp. 35-46, 2001. [57] A. Togo, F. Oba, I. Tanaka, and K. Tatsumi, 'First-principles calculations of native defects in tin monoxide,' Physical Review B, vol. 74, 2006. [58] W. Guo, L. Fu, Y. Zhang, K. Zhang, L. Y. Liang, Z. M. Liu, et al., 'Microstructure, optical, and electrical properties of p-type SnO thin films,' Applied Physics Letters, vol. 96, p. 042113, 2010. [59] H. Luo, L. Y. Liang, H. T. Cao, Z. M. Liu, and F. Zhuge, 'Structural, chemical, optical, and electrical evolution of SnO(x) films deposited by reactive rf magnetron sputtering,' ACS Appl Mater Interfaces, vol. 4, pp. 5673-7, Oct 24 2012. [60] J. P. Allen, D. O. Scanlon, S. C. Parker, and G. W. Watson, 'Tin Monoxide: Structural Prediction from First Principles Calculations with van der Waals Corrections,' The Journal of Physical Chemistry C, vol. 115, pp. 19916-19924, 2011. [61] J. B. Varley, A. Schleife, A. Janotti, and C. G. Van de Walle, 'Ambipolar doping in SnO,' Applied Physics Letters, vol. 103, p. 082118, 2013. [62] H. Hosono, Y. Ogo, H. Yanagi, and T. Kamiya, 'Bipolar Conduction in SnO Thin Films,' Electrochemical and Solid-State Letters, vol. 14, p. H13, 2011. [63] H. Hosono, 'Recent progress in transparent oxide semiconductors: Materials and device application,' Thin Solid Films, vol. 515, pp. 6000-6014, 2007. [64] E. Fortunato, R. Barros, P. Barquinha, V. Figueiredo, S.-H. K. Park, C.-S. Hwang, et al., 'Transparent p-type SnOx thin film transistors produced by reactive rf magnetron sputtering followed by low temperature annealing,' Applied Physics Letters, vol. 97, p. 052105, 2010. [65] S. Cahen, N. David, J. M. Fiorani, A. Maı̂tre, and M. Vilasi, 'Thermodynamic modelling of the O–Sn system,' Thermochimica Acta, vol. 403, pp. 275-285, 2003. [66] H. Okamoto, 'O-Sn (Oxygen-Tin),' Journal of Phase Equilibria & Diffusion, vol. 27, pp. 202-202, 2006. [67] J. A. Caraveo-Frescas, P. K. Nayak, H. A. Al-Jawhari, D. B. Granato, U. Schwingenschlögl, and H. N. Alshareef, 'Record Mobility in Transparent p-Type Tin Monoxide Films and Devices by Phase Engineering,' ACS nano, 2013. [68] Y. Ogo, H. Hiramatsu, K. Nomura, H. Yanagi, T. Kamiya, M. Hirano, et al., 'p-channel thin-film transistor using p-type oxide semiconductor, SnO,' Applied Physics Letters, vol. 93, p. 032113, 2008. [69] H.-N. Lee, H.-J. Kim, and C.-K. Kim, 'p-Channel Tin Monoxide Thin Film Transistor Fabricated by Vacuum Thermal Evaporation,' Japanese Journal of Applied Physics, vol. 49, p. 020202, 2010. [70] L. Y. Liang, Z. M. Liu, H. T. Cao, Z. Yu, Y. Y. Shi, A. H. Chen, et al., 'Phase and Optical Characterizations of Annealed SnO Thin Films and Their p-Type TFT Application,' Journal of The Electrochemical Society, vol. 157, p. H598, 2010. [71] H. Yabuta, N. Kaji, R. Hayashi, H. Kumomi, K. Nomura, T. Kamiya, et al., 'Sputtering formation of p-type SnO thin-film transistors on glass toward oxide complimentary circuits,' Applied Physics Letters, vol. 97, p. 072111, 2010. [72] K. Nomura, T. Kamiya, and H. Hosono, 'Ambipolar oxide thin-film transistor,' Adv Mater, vol. 23, pp. 3431-4, Aug 9 2011. [73] K. Okamura, B. Nasr, R. A. Brand, and H. Hahn, 'Solution-processed oxide semiconductor SnO in p-channel thin-film transistors,' Journal of Materials Chemistry, vol. 22, p. 4607, 2012. [74] L. Y. Liang, Z. M. Liu, H. T. Cao, W. Y. Xu, X. L. Sun, H. Luo, et al., 'The structural, optical and electrical properties of Y-doped SnO thin films and their p-type TFT application,' Journal of Physics D: Applied Physics, vol. 45, p. 085101, 2012. [75] P.-C. Hsu, W.-C. Chen, Y.-T. Tsai, Y.-C. Kung, C.-H. Chang, C.-J. Hsu, et al., 'Fabrication of p-Type SnO Thin-Film Transistors by Sputtering with Practical Metal Electrodes,' Japanese Journal of Applied Physics, vol. 52, p. 05DC07, 2013. [76] H. A. Al-Jawhari, J. A. Caraveo-Frescas, M. Hedhili, and H. N. Alshareef, 'P-type Cu2O/SnO bilayer thin film transistors processed at low temperatures,' ACS applied materials & interfaces, vol. 5, pp. 9615-9619, 2013. [77] I.-C. Chiu and I.-C. Cheng, 'Gate-Bias Stress Stability of P-Type SnO Thin-Film Transistors Fabricated by RF-Sputtering,' 2014. [78] L. Yan Liang, H. Tao Cao, X. Bo Chen, Z. Min Liu, F. Zhuge, H. Luo, et al., 'Ambipolar inverters using SnO thin-film transistors with balanced electron and hole mobilities,' Applied Physics Letters, vol. 100, p. 263502, 2012. [79] J. A. Caraveo-Frescas and H. N. Alshareef, 'Transparent p-type SnO nanowires with unprecedented hole mobility among oxide semiconductors,' Applied Physics Letters, vol. 103, p. 222103, 2013. [80] http://www.slideshare.net/CambridgeNano/ald-tutorial-8818400, ed. [81] I.-T. Cho, M. U, S.-H. Song, J.-H. Lee, and H.-I. Kwon, 'Effects of air-annealing on the electrical properties of p-type tin monoxide thin-film transistors,' Semiconductor Science and Technology, vol. 29, p. 045001, 2014. [82] I.-J. Park, C.-Y. Jeong, S.-H. Song, I.-T. Cho, J.-H. Lee, E.-S. Cho, et al., 'Bias-Stress-Induced Instabilities in P-Type Thin-Film Transistors,' Electron Device Letters, IEEE, vol. 34, pp. 647-649, 2013. [83] D. Hong and J. F. Wager, 'Passivation of zinc–tin–oxide thin-film transistors,' Journal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures, vol. 23, p. L25, 2005. [84] K. Nomura, T. Kamiya, H. Ohta, M. Hirano, and H. Hosono, 'Defect passivation and homogenization of amorphous oxide thin-film transistor by wet O2 annealing,' Applied Physics Letters, vol. 93, p. 192107, 2008. [85] H.-S. Seo, J.-U. Bae, D.-H. Kim, Y. Park, C.-D. Kim, I. B. Kang, et al., 'Reliable Bottom Gate Amorphous Indium–Gallium–Zinc Oxide Thin-Film Transistors with TiOx Passivation Layer,' Electrochemical and Solid-State Letters, vol. 12, p. H348, 2009. [86] K. S. Karim, A. Nathan, M. Hack, and W. I. Milne, 'Drain-bias dependence of threshold voltage stability of amorphous silicon TFTs,' Electron Device Letters, IEEE, vol. 25, pp. 188-190, 2004. [87] D. Gupta, S. Yoo, C. Lee, and Y. Hong, 'Electrical-stress-induced threshold voltage instability in solution-processed ZnO thin-film transistors: An experimental and simulation study,' Electron Devices, IEEE Transactions on, vol. 58, pp. 1995-2002, 2011. [88] J. Um, B.-M. Roh, S. Kim, and S. Eunkyung Kim, 'Effect of radio frequency power on the properties of p-type SnO deposited via sputtering,' Materials Science in Semiconductor Processing, vol. 16, pp. 1679-1683, 2013. | |
dc.identifier.uri | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/55857 | - |
dc.description.abstract | 本論文以氧化亞錫薄膜為主題,研究在不同的沉積環境與退火溫度下,所表現出的薄膜特性與成分,並且進一步以氧化亞錫薄膜製備出p型薄膜電晶體,並將其薄膜特性與元件性能做相對應的關係,進而針對電晶體之電穩定性作探討,且透過適當的背通道鈍化層方式,提出了成功改善電晶體元件穩定性之方法。
本論文採用射頻磁控濺鍍作為製備氧化亞錫之方法,以金屬錫作為濺鍍靶材,藉由控制濺鍍時的氧氣流量比例,作為調變氧化亞錫薄膜中的錫氧成分比例。本研究也透過控制濺鍍工作壓力,觀察氧化亞錫薄膜隨之產生的變化,且針對不同退火溫度,找出其最佳條件。從低掠角X光繞射分析得知,當氧氣流量比例上升時,退火後氧化亞錫薄膜之晶粒粒徑呈現漸減之趨勢,且結晶方向由(110)逐漸轉為(101)為主要結晶方向。電晶體方面,則會隨著濺鍍氧化亞錫時氧氣流量比例的提升,造成場效遷移率的下降。隨著氧化亞錫濺鍍工作壓力的提昇氧化亞錫也會有結晶方向的消長現象,同時晶粒粒徑呈現漸減之趨勢。根據X光光電子能譜分析的結果,可以推論隨著濺鍍工作壓力的提升,Sn0成分逐漸降低,而Sn4+成分逐漸上升,混合相造成了晶粒粒徑的下降,Sn4+成分的增加會導致氧化亞錫薄膜結晶性的劣化,進而影響到氧化亞錫薄膜的晶粒粒徑。電晶體隨著氧化亞錫濺鍍工作壓力的提升,場效遷移率呈現漸減之趨勢,但電流開關比則會有漸增之跡象。 退火溫度的提升有助於薄膜晶粒粒徑的增加,但當溫度超過230 °C之相轉換區間時,氧化錫成分的增加將導致薄膜結晶性的劣化,進而使晶粒粒徑急遽下降。元件方面,隨著退火溫度的上升,在225 °C時會出現最高之場效遷移率、最大的電流開關比,當退火溫度繼續往上提升時,電流開關比將會急遽的下降,同時場效遷移率也出現降低的趨勢。 接著於偏壓/偏流穩定性中,電晶體元件並無明顯之次臨界擺幅變化,主要造成的影響在於臨界電壓的偏移,而其機制來自於電荷捕捉。在負偏壓與正偏壓測試中,正偏壓造成的臨界電壓偏移量比負偏壓來的大,原因可能來自於未封裝之背通道層與大氣中水氣及氧氣反應所致。為此,以氮化矽/氧化鉿之雙層鈍化材料做為背通道鈍化層則能成功的改善元件之穩定性,並維持元件的性能表現。 | zh_TW |
dc.description.abstract | P-type tin monoxide (SnO) thin films were sputter-deposited at room temperature under various deposition conditions. The influence of post-annealing temperature, sputtering pressure, and O2/Ar ratio of sputtering atmosphere on the properties of post-annealed SnO thin films were investigated. Various SnO thin film transistors (TFTs) were then fabricated and examined. Furthermore, we also demonstrated that the gate-bias and current stability of the thin-film transistors (TFTs) can be improved with SiNx/HfO2 stack layer as the back-channel passivation.
SnO thin films were sputter-deposited from pure Sn target at room temperature under various O2/Ar flow ratios. As the O2/Ar flow ratio increased, the preferred orientation was transferred from SnO (110) to SnO (101) after the films were annealed in air at 225 °C for 30 min. Meanwhile, the grain size of SnO film decreased and the field-effect mobilities of fabricated TFTs decreased. The phase of SnO film is extremely sensitive to the deposition pressure. According to XPS results, the increase of Sn4+ component and the gradual disappearance of the Sn0 component were identified as the deposition pressure increased, indicating the partial transformation to SnO2; in the meantime, the crystallinity decreased. The grain size calculated from the highest XRD peak based on the Scherrer formula decreased from 35 nm to 18 nm as the deposition pressure rose from 3 to 6 mTorr; this is considered as one of the reasons for the decrease of mobilities for SnO TFTs fabricated under high sputtering pressure. The disproportionation reaction of SnO generally starts at around 350-500 °C, Sn4+/Sn2+ component ratio significantly increases as the annealing temperature exceeds 225 °C, which is also the critical temperature to acquire largest grain size for the SnO films. Further increasing the annealing temperature degrades the crystallinity. Based upon the XPS and GIXRD results, we concluded that the room-temperature as-deposited SnO films were X-ray amorphous. The TFTs made by as-deposited films revealed extremely low level of current conduction. No switching behavior was observed. Annealing at a temperature < 225 °C upon SnO films induced crystallization and improved the field-effect mobilities of SnO TFTs. Annealing at a temperature > 225 °C might lead to phase change with reduced grain size, which thereby reduced field-effect mobilities of TFTs. As SnO2 became the dominant phase of the films, free electrons compensated holes; as a consequence, undesirable n-type like films were obtained. We further tested the influence of SiNx/HfO2 back-channel passivation layers on the gate-bias and current stress stability of bottom gate SnO TFTs. The threshold voltage shifts under positive gate-bias stress were +1.24 V and +0.75 V for the unpassivated and passivated TFTs, respectively. For the current stress experiment, the threshold voltage shifts were -0.63 V and -0.29 V for the unpassivated and passivated TFTs, respectively. This could be attributed to the suppression of bias-induced adsorption of oxygen on the backchannel surface by using SiNx/HfO2 as passivation layers. | en |
dc.description.provenance | Made available in DSpace on 2021-06-16T05:09:36Z (GMT). No. of bitstreams: 1 ntu-103-R01941039-1.pdf: 4082948 bytes, checksum: e89f354bb9ef654e77f1fb4ad19afed2 (MD5) Previous issue date: 2014 | en |
dc.description.tableofcontents | 口試委員會審定書 #
致謝 i 摘要 ii Abstract iii 目錄 v 圖目錄 vii 表目錄 x 第一章 緒論 1 1.1 薄膜電晶體發展背景 1 1.2 研究動機 3 1.3 論文架構 4 第二章 理論與文獻回顧 5 2.1 薄膜電晶體簡介 5 2.2 薄膜電晶體工作原理 6 2.3 薄膜電晶體之特徵參數 8 2.4 薄膜電晶體穩定性比較 10 2.4.1 環境中氧氣/水氣對於氧化物薄膜電晶體穩定性的影響 11 2.5 p型透明金屬氧化物薄膜電晶體發展歷史 12 2.6 氧化亞錫的發展 14 2.6.1 氧化亞錫的結構與基本特性 15 2.6.2 氧化亞錫的能階與缺陷 16 2.6.3 錫-氧系統相圖 19 2.7 氧化亞錫薄膜電晶體的發展 23 第三章 研究方法 26 3.1 薄膜沉積儀器 26 3.1.1 原子層沉積系統 26 3.1.2 射頻磁控濺鍍系統 28 3.1.3 電子束蒸鍍系統 30 3.2 微影製程 31 3.3 蝕刻製程 33 3.4 薄膜電晶體製備流程 35 3.5 分析及量測儀器 41 3.5.1 低掠角X光繞射儀(Grazing Incident X-ray diffractometer, GIXRD) 41 3.5.2 X光光電子能譜儀(X-ray photoelectron spectrometer) 43 3.5.3 薄膜電晶體特性量測系統 45 第四章 結果與討論 46 4.1 氧化亞錫薄膜分析 46 4.1.1 不同氧氣流量比例下製備之薄膜特性分析 46 4.1.2 不同濺鍍工作壓力下製備之薄膜特性分析 49 4.1.3 不同退火溫度製程之薄膜特性分析 53 4.2 氧化亞錫薄膜電晶體元件特性分析 57 4.2.1 不同氧氣流量比例下濺鍍之氧化亞錫薄膜電晶體特性分析 57 4.2.2 不同濺鍍工作壓力下製備之氧化亞錫薄膜電晶體特性分析 62 4.2.3 不同退火溫度製程之氧化亞錫薄膜電晶體特性分析 66 4.3 綜合比較 70 4.3.1 氧化亞錫薄膜電晶體在不同製程參數下之相圖 70 4.4 氧化亞錫薄膜電晶體元件穩定性分析 72 4.5 以氮化矽/氧化鉿作為背通道鈍化層之元件特性與穩定性分析 73 4.5.1 元件特性分析 73 4.5.2 元件穩定性分析 75 第五章 結論與未來展望 79 5.1 結論 79 5.2 未來展望 81 第六章 附錄 83 參考文獻 85 | |
dc.language.iso | zh-TW | |
dc.title | P型氧化亞錫薄膜電晶體效能與穩定性之研究 | zh_TW |
dc.title | An Investigation of the Performance and Stability of P-Type Tin Monoxide Thin-Film Transistors | en |
dc.type | Thesis | |
dc.date.schoolyear | 102-2 | |
dc.description.degree | 碩士 | |
dc.contributor.oralexamcommittee | 吳志毅(Chih-I Wu),吳育任(Yuh-Renn Wu),陳建彰(Jian-Zhang Chen),李偉立(Wei-Li Lee) | |
dc.subject.keyword | 氧化亞錫,薄膜電晶體,鈍化層,偏壓穩定性, | zh_TW |
dc.subject.keyword | tin monoxide,thin-film transistor,passivation,gate-bias stress stability, | en |
dc.relation.page | 90 | |
dc.rights.note | 有償授權 | |
dc.date.accepted | 2014-08-19 | |
dc.contributor.author-college | 電機資訊學院 | zh_TW |
dc.contributor.author-dept | 光電工程學研究所 | zh_TW |
顯示於系所單位: | 光電工程學研究所 |
文件中的檔案:
檔案 | 大小 | 格式 | |
---|---|---|---|
ntu-103-1.pdf 目前未授權公開取用 | 3.99 MB | Adobe PDF |
系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。