請用此 Handle URI 來引用此文件:
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/53586
完整後設資料紀錄
DC 欄位 | 值 | 語言 |
---|---|---|
dc.contributor.advisor | 陳中平 | |
dc.contributor.author | Hsin-Yuan Wen | en |
dc.contributor.author | 溫心遠 | zh_TW |
dc.date.accessioned | 2021-06-16T02:26:02Z | - |
dc.date.available | 2025-12-31 | |
dc.date.copyright | 2015-08-05 | |
dc.date.issued | 2015 | |
dc.date.submitted | 2015-08-05 | |
dc.identifier.citation | [1] Y.-H. Lin, K.-L. Zheng, and K.-H. Chen, “Power MOSFET array for smooth pole
tracking in LDO regulator compensation,” in Proc. IEEE Midwest Symp. Circuits and Systems (MWSCAS), Aug. 2007, pp. 554-557. [2] H.-J. Yang, H.-H. Huang, C.-L. Chen, M.-H. Huang, and K.-H. Chen, “Current feedback compensation (CFC) technique for adaptively adjusting the phase margin in capacitor-free LDO regulators,” in Proc. IEEE Midwest Symp. Circuits and Systems (MWSCAS), Aug. 2008, pp. 5-8. [3] C.-H. Lin, K.-H. Chen, and H.-W. Huang, “Low-dropout regulators with adaptive reference control and dynamic push-pull techniques for enhancing transient performance,” IEEE Trans. Power Electron., vol. 24, no. 4, pp. 1016-1022, Apr. 2009. [4] M. Al-Shyoukh, H. Lee, and R. Perez, “A transient-enhanced low-quiescent current low-dropout regulator with buffer impedance attenuation,” IEEE J. Solid-State Circuits, vol. 42, no. 8, pp. 1732-1742, Aug. 2007. [5] P. Favrat, P. Deval and M. J. Declercq, “A high-efficiency CMOS voltage doubler,” IEEE J. Solid-State Circuits, vol. 33, no. 3, pp. 410-416, Mar. 1998. 84 [6] J. Starzyk, Y.-W. Jan, and F. Qiu, “A DC-DC charge pump design based on voltage doublers,” IEEE Trans. Circuits Syst. I: Fund. Theory and Appl., vol. 48, no. 3, pp. 350-359, Mar. 2001. [7] C.-Y. Hsieh, P.-C. Fan, and K.-H. Chen, “A dual phase charge pump with compact size,” in Proc. IEEE International Conference on Electronics, Circuits and Systems (ICECS), Dec. 2007, pp. 202-205. [8] Y.-K. Luo, K.-H. Chen, and W.-C. Hsu, “A dual-phase charge pump regulator with nano-ampere switched-capacitor CMOS voltage reference for achieving Low output ripples,” in Proc. IEEE International Conference on Electronics, Circuits and Systems (ICECS), Sep. 2008, pp. 446-449. [9] R. B. Ridley, “A new, continuous-time model for current-mode control,” IEEE Trans. Power Electron., vol. 6, no. 2, pp. 271–280, Apr. 1991. [10] F.-F. Ma, W.-Z. Chen, and J.-C. Wu, “A monolithic current-mode buck converter with advanced control and protection circuit,” IEEE Trans. Power Electron., vol. 22, no. 5, pp. 1836–1846, Sep. 2007. [11] C.-Y. Leung, P. K. T. Mok, and K.-N. Leung, “A 1-V integrated current mode boost converter in standard 3.3/5-V CMOS technologies,” IEEE J. Solid-State Circuits, vol. 40, no. 11, pp. 2265–2274, Nov. 2005. 85 [12] D. Ma, W.-H. Ki, and C.-Y. Tsui, “A pseudo-CCM/DCM SIMO switching converter with freewheel switching,” IEEE J. Solid-State Circuits, vol. 38, no. 6, pp. 1007–1014, Jun. 2003. [13] P. Li; Bhatia, D. Bhatia; L, Xue, and R. Bashirullah, R. “A 90–240 MHz Hysteretic Controlled DC-DC Buck Converter With Digital Phase Locked Loop Synchronization,” IEEE J. Solid-State Circuits, pp. 2108-2119 Volume: 46, Issue: 9, Sept. 2011. [14] F. Su, W.-H. Ki and C.-Y. Tsui, “Ultra fast fixed-frequency hysteretic buck converter with maximum charging current control and adaptive delay compensation for DVS applications”, IEEE J. Solid-State Circuits, vol. 43, no. 4, pp.815 -822 2008. [15] M. D. Mulligan, B. Broach and T. H. Lee, “A 3 MHz low-voltage buck converter with improved light load efficiency,” IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, pp.528 -529 2007. [16] B. Arbetter, R. W. Erickson, and D. Maksimovic, “DC-DC converter design for battery-operated systems,” in Proc. IEEE Power Electronics Specialists Conf. (PESC), Jun. 1995, pp.103–109. [17] R. W. Erickson and D. Maksimovic, Fundamentals of Power Electronics, 2nd ed. Norwell, MA: Kluwer, 2001. 86 [18] R. Redl and J. Sun, “Ripple-based control of switching regulators—An overview,” IEEE Trans. Power Electron., vol. 24, no. 12, pp. 2669–2680, Dec. 2009. [19] S. Hsu, A. Brown, L. Rensink, and R. Middlebrook, “Modeling and analysis of switching dc-to-dc converters in constant frequency current programmed mode,” in Proc. IEEE Power Electronics Specialists Conf. (PESC), Jun. 1979, pp. 284– 301. [20] Y. Chen, H. Chen and K.-N. Leung, “A Fast-Response Pseudo-PWM Buck Converter With PLL-Based Hysteresis Control,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 20, no. 7, pp. 1167–1174, Jul. 2012. [21] H.-H. Huang, C.-L. Chen, and K.-H. Chen, “Adaptive window control(AWC) technique for hysteresis DC-DC buck converters with improved light and heavy load performance,” IEEE Trans. Power Electron., vol.24, no. 6, pp. 1607–1617, Jun. 2009. [22] T.-Y. Man, P. K. T. Mok and M. Chan, “An auto-selectable-frequency pulse-width modulator for buck converters with improved light-load efficiency,” IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, pp.440 -626 2008. [23] Texas Instruments, Inc., Dallas, TX, “Designing fast response synchronous buck regulators using the TPS5210,” TI Application Report, 1999. 87 [24] W.-C. Liu, Y.-H. Wang and T.-H. Kuo, “An Adaptive Load-Line Tuning IC for Photovoltaic Module Integrated Mobile Device with 470us Transient Time, Over 99% Steady-State Accuracy and 94% Power Conversion Efficiency,” Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2013 IEEE International, 2013, pp. 70-71. [25] C.-F. Lee and P. K. T. Mok “A monolithic current-mode CMOS DC-DC converter with on-chip current-sensing technique,” IEEE J. of Solid-State Circuits, vol. 39, no. 1, pp. 3-14, Jan. 2004. [26] R. Gregorian, Introduction to CMOS Op-Amps and Comparators. New York: Wiley, 1999. [27] C.-Y. Leung, P. K. T. Mok, K.-N. Leung, and M. Chan, “An integrated CMOS current-sensing circuit for low-voltage current-mode buck regulator,” IEEE Trans. Circuits Syst. II, vol. 52, no. 7, pp. 394 - 397, Jul. 2005. [28] N. Mohan, T. M. Undeland, and W. P. Robbins, Power Electronics Converters, Applications, and Design, 3rd ed. New York: Wiley, 2003. [29] K.-H. Chen, C.-J. Chang and T.-H. Liu, “Bidirectional current-mode capacitor multipliers for on-chip compensation,” IEEE Trans. Power Electron., vol. 23, no. 1, pp. 180–188, Aug. 2008. 88 [30] H. Y.-H. Lam, W.-H. Ki and D. Ma, “Loop Gain Analysis and Development of High-Speed High-Accuracy Current Sensors for Switching Converters,” IEEE International Symposium on Circuits and Systems, vol. 5, May 2004. [31] C.-Y. Hsieh, C.-Y. Yang and K.-H. Chen, “A charge-recycling buck-store and boost-restore (BSBR) technique with dual outputs for RGB LED backlight and flashlight module,” IEEE Trans. Power Electron., vol. 24, no. 8, pp.1914 -1925 2009. [32] W. Hollinger and M. Punzenberger, “An Asynchronous 1.8MHz DC/DC Boost Converter Implemented in the Current Domain for Cellular Phone Lighting Management,” IEEEESSCIRC, pp. 528-531, September 2006. [33] K. Jung, J. Lim, J. Park, H. Yang, S. Cha, and J. Choi, “A high efficiency CMOS DC-DC boost converter with current sensing feedback,” in Proc. IEEE Int. Midwest Symp. Circuits Syst., 2005, pp. 1661-1664. [34] M.-C. Lee, X.-C. Jing and P. K. T. Mok, “A 14V-output adaptive-off-time boost converter with quasi-fixed-frequency in full loading range,” Proc. IEEE Symp. Circuits and Systems, pp.233 -236 2011. [35] P. Li, L. Xue, P. Hazucha, T. Karnik and R. Bashirullah, “A delay-locked loop synchronization scheme for high-frequency multiphase hysteretic DC-DC converters,” IEEE J. Solid-State Circuits, vol. 44, no. 11, pp.3131 -3145 2009. 89 [36] X. Jing and P.K.T Mok, “A Fast Fixed-Frequency Adaptive-On-Time Boost Converter with Light Load Efficiency Enhancement and Predictable Noise Spectrum,” Solid-State Circuits, IEEE Journal of, pp.2442 - 2456 Volume: 48, Issue: 10, Oct. 2013. [37] Y.-Y. Yang, S.-W. Wang, C.-Y. Hsieh, T.-C. Huang, Y.-H. Lee and K.-H. Chen, “Power Management With a Low Ripple High-Conversion-Ratio 80-V Output Voltage Boost Converter for Avalanche Photodiode System,” IEEE Trans. Industrial Electron., vol. 60, no. 7, pp. 2627–2637, May 2013. [38] C.-H. Tsai, S.-M. Lin and C.-S. Huang, “A Fast-Transient quasi-V switching buck regulator using AOT control with a load current correction (LCC) technique,” IEEE Trans. Power Electron., vol. 28, no. 8, pp.3949 -3957 2013. | |
dc.identifier.uri | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/53586 | - |
dc.description.abstract | 隨著手持式裝置的普及,高效率的電源轉換器意味著更長的使用時間;低漣波的電源供應意味著更穩定的電源供給以及更好的消費者體驗。因此,如何提升電源轉換器的轉換效率並減少漣波電壓是一個迫切且重要的課題。
磁滯式切換轉換器有著結構簡單、暫態響應快速以及無條件穩定的優點,然而它的切換頻率是無法被定義的,這將造成電磁干擾濾波器設計上的困難。在我們的第一顆晶片中將使用鎖相迴路的概念針對此問題提出新架構,並且針對輕載以及重載電流的不同調整切換頻率以達到提高效率的目的。這個架構被實現於TSMC 0.25μm 高壓製程。量測結果顯示電感電流為10mA 時,轉換效率可以改善70%;重載時效率也略有改善。此晶片由TSMC 0.25μm 高壓製程所實現。另外,晶片核心電路所佔的面積為387 k μm2 (包含旁路電容)。 另外,由於石化能源的枯竭,再生能源的使用越來越受重視,能量獵取電路的發展也是日趨蓬勃。而目前太陽能電池轉換效率已被提升至44.7%,並持續向50%邁進;高效率太陽能發電已為成勢在必行的重點發展項目。在第二顆晶片中,我們將針對太陽能設計整個能量獵取系統。由太陽能板供應電源約0.5V 的電壓給電荷泵,再由切換式升壓轉換器將電壓3.3V 左右的電壓轉到10V 以上以供給超電容充電使用。另外,由於太陽能電池的特性曲線(電流-電壓曲線)會隨著工作環境而改變,因此最大功率點追蹤也將成為一個問題。此論文將實現此系統中升壓轉換器的部分,這個電路被實現於TSMC 0.25μm 高壓製程。 | zh_TW |
dc.description.abstract | With the popularization of portable devices, a high efficiency power converter means a longer lifetime; a lower ripple indicates a more stable power supply and
better consumer experience. Therefore, it is urgent to enhance the power conversion efficiency and lower the ripple voltage. Hysteretic switching converters have advantages such as simple structure, fast transient response and unconditional stable. However, due to its undefined switching frequency, the EMI filter will be hard to design. In our first chip, we introduce a new architecture by using the concept of phase-locked loop. In addition, the switching frequency in light load and heavy load will be optimized in order to enhance the conversion efficiency. The measurement results show that at a 10 mA inductor current, the conversion efficiency can be improved by 70%; the efficiency in heavy load is also slightly improved. This work is fabricated in TSMC 0.25μm. The core of the chip occupies only 387k μm2 (with by-pass capacitors). Also, the exhaustion of fossil fuel cause the importance of renewable energy, the development of energy harvesting circuits is also flourishing. The conversion efficiency of solar cell has come to 44.7% and keep going toward 50%, a high efficiency solar energy will be imperative. In our second chip, we focus on solar energy harvesting system and design a whole system that can convert energy from solar cell to super capacitor. The output voltage of solar cell is about 0.5V, it is fed to a charge pump circuit that can operate under this kind of low voltage. A boost converter is then connected to the charge pump so that it can convert the 3.3V to over 10 V. In addition, the characteristic curve (I-V curve) of the solar cell varies with different operating conditions. Thus, a maximum power point tracking (MPPT) algorithm is needed to optimize the conversion efficiency of the whole system. In this thesis, the boost converter of the system will be implemented. The chip is also fabricated in TSMC 0.25μm HV process. | en |
dc.description.provenance | Made available in DSpace on 2021-06-16T02:26:02Z (GMT). No. of bitstreams: 1 ntu-104-R01943130-1.pdf: 2524566 bytes, checksum: 54b5a3621b3208135f1da06419c9c570 (MD5) Previous issue date: 2015 | en |
dc.description.tableofcontents | Contents
誌謝................................................................................................................................i 摘要.............................................................................................................................. iii Abstract ..........................................................................................................................v Contents .......................................................................................................................vii List of Figures ...............................................................................................................xi Chapter 1 Introduction............................................................................................1 1.1 Background of Regulators ...............................................................................1 1.2 Categorization of Voltage Regulators..............................................................2 1.2.1 Linear Regulators..................................................................................2 1.2.2 Switching Capacitor Circuits ................................................................4 1.2.3 Switching Regulators ............................................................................6 1.3 Design Motivation .........................................................................................10 1.4 Thesis Organization .......................................................................................11 Chapter 2 Fundamentals of Switching Converters ...............................................12 2.1 General Specifications ...................................................................................12 2.1.1 Efficiency............................................................................................12 2.1.2 Regulation ...........................................................................................15 viii 2.1.3 Transient Response .............................................................................16 2.2 Operation Principles of Switch Mode Power Converters ..............................18 2.3 Various Control Mechanism of Power Converters ........................................20 2.3.1 Voltage-Mode Buck Converter ...........................................................20 2.3.2 Current-Mode Buck Converter ...........................................................22 2.3.3 Ripple-Based Buck Converter ............................................................26 Chapter 3 Hysteresis DC-DC Buck Converter with Adaptive Frequency Control 28 3.1 Prior Works....................................................................................................28 3.1.1 PLL-Based Hysteresis Control Technique..........................................28 3.1.2 Adaptive Window Control Technique ................................................30 3.1.3 Auto-Selectable-Frequency Technique...............................................31 3.2 Proposed Architecture....................................................................................33 3.2.1 Proposed Architecture.........................................................................33 3.2.2 Behavior Model Simulation................................................................37 3.3 Circuit Level Implementation ........................................................................38 3.3.1 Hysteretic Comparator ........................................................................38 3.3.2 Frequency Selecting Circuit................................................................41 3.3.3 Frequency Locking Loop....................................................................43 ix 3.3.4 Current Sensor ....................................................................................44 3.3.5 Buffer and Dead-Time Control...........................................................46 3.4 Layout & Post-Layout Simulation .................................................................48 3.4.1 Layout .................................................................................................48 3.4.2 Post-Layout Simulation Results..........................................................50 3.5 Measurement..................................................................................................53 3.5.1 Chip Photo ..........................................................................................53 3.5.2 Measurement Setup.............................................................................54 3.5.3 Measurement Results ..........................................................................56 3.5.4 Comparison Table...............................................................................58 Chapter 4 High-Conversion-Ratio Boost Converter for Solar-Cell-Based Energy Harvesting System.......................................................................................................59 4.1 Proposed System Architecture.......................................................................59 4.1.1 Description of The Whole System......................................................59 4.1.2 Architecture of the DC- DC boost converter ......................................60 4.1.3 Behavior Model Simulation................................................................61 4.2 Circuit Level Implementation ........................................................................62 4.2.1 Transistor Types..................................................................................62 4.2.2 Error Amplifier ...................................................................................64 x 4.2.3 Oscillator and Saw-Tooth Ramp Generator........................................66 4.2.4 Current Sensing circuit .......................................................................68 4.2.5 V-I Converter ......................................................................................70 4.2.6 Level-Shifting Driver..........................................................................72 4.2.7 Pulse Width Generator ........................................................................73 4.2.8 Soft-Start .............................................................................................74 4.3 Layout & Post-layout Simulation ..................................................................75 4.3.1 Layout .................................................................................................75 4.3.2 Post-Layout Simulation Results..........................................................76 4.3.3 Comparison Table...............................................................................80 Chapter 5 Conclusion and Future Works .....................................................................81 5.1 Conclusion .....................................................................................................81 5.2 Future Works..................................................................................................82 REFERENCES................................................................................................................83 | |
dc.language.iso | en | |
dc.title | 使用耐高壓元件製程切換式電源轉換器之設計與實現 | zh_TW |
dc.title | Design and Implementation of Switching Converter with
High-Voltage Process | en |
dc.type | Thesis | |
dc.date.schoolyear | 103-2 | |
dc.description.degree | 碩士 | |
dc.contributor.oralexamcommittee | 陳秋麟,陳景然 | |
dc.subject.keyword | 降壓型轉換器,磁滯模式控制,頻率控制,鎖相迴路,升壓轉換器,電流模式控制,高升壓比例, | zh_TW |
dc.subject.keyword | buck converter,hysteresis mode control,frequency control,phase-locked loop,boost converter,current mode control,high-conversion-ratio, | en |
dc.relation.page | 89 | |
dc.rights.note | 有償授權 | |
dc.date.accepted | 2015-08-05 | |
dc.contributor.author-college | 電機資訊學院 | zh_TW |
dc.contributor.author-dept | 電子工程學研究所 | zh_TW |
顯示於系所單位: | 電子工程學研究所 |
文件中的檔案:
檔案 | 大小 | 格式 | |
---|---|---|---|
ntu-104-1.pdf 目前未授權公開取用 | 2.47 MB | Adobe PDF |
系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。