請用此 Handle URI 來引用此文件:
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/51727
完整後設資料紀錄
DC 欄位 | 值 | 語言 |
---|---|---|
dc.contributor.advisor | 呂良鴻 | |
dc.contributor.author | Wei-Lun Ou | en |
dc.contributor.author | 歐瑋倫 | zh_TW |
dc.date.accessioned | 2021-06-15T13:46:35Z | - |
dc.date.available | 2018-11-27 | |
dc.date.copyright | 2015-11-27 | |
dc.date.issued | 2015 | |
dc.date.submitted | 2015-11-25 | |
dc.identifier.citation | [1]G. E. Moore, 'Cramming more components onto integrated circuits', Electronics, vol. 38, no. 8, pp.114 -117 1965
[2]A. Hajimiri, H. Hashemi, A. Natarajan, X. Guan, and A. Komijani,“Integrated phased array systems in silicon,” Proc. IEEE, vol. 93, no.9, pp. 1637–1655, Sep. 2005 [3]B. Razavi, RF Microelectronic 2nd ed. Upper Saddle River, NJ: Pearson, 2012, Chapter 2. [4]A. Mohammadi and F. M. Ghannouchi, RF Transceiver Design for MIMO Wireless Communications. New York, NY, USA: Springer-Verlag, 2012 [5]John M. W. Rogers , Calvin Plett, Radio Frequency Integrated Circuit Design, Artech House, Inc., Norwood, MA, 2010 [6]B. Razavi, RF Microelectronic 2nd ed. Upper Saddle River, NJ: Pearson, 2012, Chapter 6. [7]J.-C. Wu, C.-C. Chang, S.-F. Chang, and T.-Y. Chin, “A 24-GHz full-360° CMOS reflection-Type phase shifter MMIC with low loss-variation,” in IEEE Radio Freq. Integrated Circuits Symp., Jun. 2008, pp. 365-368. [8]F. Ellinger, R. Vogt, and W. Bachtold, “Ultracompact reflective-type phase shifter MMIC at C-band with 360° phase-control range for smart antenna combining,” IEEE J. Solid-State Circuits, vol. 73, no. 4, pp. 481-486, Apr. 2002. [9]H. Wang and A. Hajimiri, “A wideband CMOS linear digital phase rotator,” in IEEE Custom Integrated Circuits Conf., pp. 671-674, Sep. 2007. [10]S. A. Mitilineos, G. K. Mitropoulos, C. N. Capsalis, ”A new active RF phase shifter using variable gain, drain Voltage controlled PHEMTs:A 2.4-GHz ISM implementation”, IEEE Microw. Wireless Compon. Lett., vol. 15, no. 7, pp. 454-456, Jul. 2005. [11]D.-W. Kang and S. Hong, “A 4-bit CMOS phase shifter using distributed active switches,” IEEE Trans. Microw. Theory Techn., vol. 55, no. 7, pp. 1476–1483, Jul. 2007. [12]I. J. Bahl and D. Conway, “L- and S-band compact octave bandwidth 4-bit MMIC phase shifters,” IEEE Trans. Microw. Theory Tech, vol. 56, no. 2, pp. 293-299, Feb. 2008. [13]B. Razavi, RF Microelectronic 2nd ed. Upper Saddle River, NJ: Pearson, 2012, Chapter 12. [14]B. Razavi, RF Microelectronic 2nd ed. Upper Saddle River, NJ: Pearson, 2012, Chapter 6. [15]P. Cabral, J. C. Pedro, and N. Carvalho, “Modeling nonlinear memory effects on the AM/AM, AM/PM and two-tone IMD in microwave PA circuits,” Int. J. RF Microw. Comput.-Aided Eng., vol. 16, pp. 16–23, Jan. 2006. [16]C. Yu and A. Zhu, “A single envelope modulator-based envelope-tracking structure for multiple-input and multiple-output wireless transmitters,” IEEE Trans. Microw. Theory Techn., vol. 90, no. 10, pp. 3317–3327, Oct. 2012. [17]F. Wang, et. al, “Design of wide-bandwidth envelope-tracking power amplifiers for OFDM applications,” IEEE Trans. Microw. Theory Tech., vol. 53, no. 4, pp. 1244–1255, Apr. 2005. [18]I. Kim, Y. Y. Woo, J. Kim, J. Moon, J. Kim, and B. Kim, “High-efficiency hybrid EER transmitter using optimized power amplifier,” IEEE Trans. Microw. Theory Tech., vol. 56, no. 11, pp. 2582–2593, Nov. 2008 [19]D. Zhao and P. Reynaert, “A 60-GHz dual-mode class AB power amplifier in 40-nm CMOS,” IEEE J. Solid-State Circuits, vol.48, no. 10, pp. 2323–2337, Oct. 2013. [20]Y. Yoon, J. Kim, H. Kim, K. H. An, O. Lee, C.-H. Lee, and J. S. Kenney, “A dual-mode CMOS RF power amplifier with integrated tunable matching network,” IEEE Trans. Microw. Theory Tech., vol. 60, no. 1, pp. 77–88, Jan. 2012. [21]K. Koh et al., “0.13µm- CMOS phase shifters for X-, Ku-, and K-band phased arrays,” IEEE J. Solid-State Circuits, vol. 42, no. 11, pp. 2535–2546, Nov. 2007. [22]A. Asoodeh and M. Atarodi, “A full 360 vector-sum phase shifter with very low RMS phase error over a wide bandwidth,” IEEE Trans. Microw. Theory Techn., vol. 60, no. 6, pp. 1626–1634, Jun. 2012. [23]W.-T. Li et al., “60-GHz 5-bit phase shifter with integrated VGA phaseerror compensation,” IEEE Trans. Microw. Theory Tech., vol. 61, no. 3,pp. 1224–1235, Mar. 2013. [24]J. Li, Z. Cheng, K. Fu, X. Zhou, and Y. Zhou, “Design and linearity analysis of current bleeding CMOS mixer for GPS application,” in IEEE Int. Commun. Technol. Conf., 2008, pp. 339–342. [25]Y. Yu, P. G. M. Baltus, A. de Graauw, E. van der Heijden, C. S. Vaucher, and A. H. M. van Roermund, 'A 60 GHz phase shifter integrated with LNA and PA in 65 nm CMOS for phased array systems,' IEEE J. Solid-State Circuits, vol. 45, no. 9, pp. 1697-1709, Sep. 201O. [26]U. Singh and M. Green, “High-frequency CML clock dividers in 0.13µm CMOS operating up to 38 GHz,” IEEE J. Solid-State Circuits, vol. 40, no. 8, pp. 1658–1661. [27]Y.-Y. Huang, H. Jeon, Y. Yoon, W. Woo, C.-H. Lee, and J. S. Kenney, “An ultra-compact, linearly-controlled variable phase shifter designed with a novel RC poly-phase filter,” IEEE Trans. Microw. Theory Techn., vol. 60, no. 2, pp. 301–310, Feb. 2012. [28]S. Gueorguiev, S. Lindfors, and T. Larsen, “A 5.2 ghz cmos i/q modulator with integrated phase shifter for beamforming,” Solid-State Circuits, IEEE Journal of, vol. 42, no. 9, pp. 1953–1962, 2007. [29]Z. Hu and K. Mouthaan, ' A 2-6.5 GHz CMOS variable gain amplifier for vector-sum phase shifters,' in IEEE Asia Pacific Microwave Conf., Dec. 2012. [30]G. Liu, P. Haldi, T.-J. K. Liu, and A. M. Niknejad, “Fully integrated CMOS power amplifier with efficiency enhancement at power backoff,” IEEE J. Solid-State Circuits, vol. 43, no. 3, pp. 600–609, Mar. 2008. [31]D. Chowdhury, C. D. Hull, O. B. Degani, Y. Wang, and A. M. Niknejad, “A fully integrated dual-mode highly linear 2.4 GHz CMOS power amplifier for 4G WiMAX applications,” IEEE J. Solid-State Circuits, vol. 44, no. 12, pp. 1054–1063, Dec. 2009. [32]S. C. Cripps, RF Power Amplifiers for Wireless Communications. 2nd ed. Norwood, MA: Artch House, 2006, Chpater. [33]B. François and P. Reynaert, “A fully integrated watt-level linear 900 MHz CMOS RF power amplifier for LTE-applications,” IEEE Trans. Microw. Theory Tech., vol. 60, no. 6, pp. 1878–1885, Apr. 2012. [34]J. Kim et al., “A linear multi-mode CMOS power amplifier with discrete resizing and concurrent power combining structure,” IEEE J. Solid-State Circuits, vol. 46, no. 5, pp. 1034-1048, May 2011. [35]H. Jeon et a;., “A triple-mode balanced linear COMS power amplifier using a switched-quadrature coupler,” IEEE J. Solid-State Circuits, vol. 47, no. 9, pp. 2019-2032, May 2012. [36] B. Koo, T. Joo, Y. Na, and S. Hong, “A fully integrated dual-mode CMOS power amplifier for WCDMA application, ” in IEEE Int. Solid-State Circuit Conf. (ISSCC) Dig. Tech. Papers, Feb. 2012, pp.82-83. [37]Y. Lee and S. Hong, “A dual-power-mode output matching network for digitallu modulate CMOS power amplifier, ” IEEE Trans. Microw. Theory Techn., vol. 61, no. 4, pp. 1570-1579, Apr. 2013. | |
dc.identifier.uri | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/51727 | - |
dc.description.abstract | 本論文提出應用於相位陣列訊號強度改善以及傳輸效率的提升的電路技巧。第一個技巧著重於整合不同功能的電路,其包含了傳輸端的上變頻混頻器與移相器。藉由重複利用硬體完成向量和演算法而提出一個相位移動調變器的架構。因在基頻訊號完成移動相位,所以可以改善製成環境變異對精準度的影響。此外,提出一個不需額外硬體可提升功率後移效率多模功率放大器的方式。藉由改變硬體份數以及使用變壓器本身的訊號轉換功能,不同模式下皆可達到最佳負載阻抗。本論文實作三個晶片驗證上述的方法,其中包含一個相位移動調變器、一個雙模功率放大器與一個多模功率放大器。 | zh_TW |
dc.description.abstract | In this thesis, circuit techniques are developed to improve the signal intensity and transmission efficiency of phased array systems. The first technique focuses on the integration of typical functional blocks such as up-conversion mixer and phase shifter in the transmitter chain. By sharing the hardware to facilitate a vector-summed algorithm, a phase shifting modulator architecture is proposed. Since the phase is rotated in the baseband domain, the accuracy is improved at the presence of PVT variations.
In addition, a reconfigurable method for multi-mode power amplifiers (PAs) is presented to enhance the transmission efficiency without excess hardware overhead. By resizing the active device and exploiting the signal conversion nature of on-chip transformers, the optimal load impedance for maximum power delivery in different power modes is achieved. In order to validate such concept, two circuits including a dual-mode PA and a multi-mode PA are fabricated on a chip prototype for demonstrations. | en |
dc.description.provenance | Made available in DSpace on 2021-06-15T13:46:35Z (GMT). No. of bitstreams: 1 ntu-104-R02943003-1.pdf: 5709969 bytes, checksum: 26b35c0a0796b486eb9649fdc08f805f (MD5) Previous issue date: 2015 | en |
dc.description.tableofcontents | 致謝 I
摘要 II 英文摘要 III 目錄 V 圖片目錄 VIII 表格目錄 XI 第一章-介紹 1 第二章-基本傳輸系統背景 3 第三章-向量和式移相調變器 23 第四章-基於變壓器之雙模與多模功率放大器 43 第五章-結論 69 參考資料 71 | |
dc.language.iso | en | |
dc.title | 應用於提升空間傳輸效率之電路技巧 | zh_TW |
dc.title | Circuit Techniques for Spatial Transmission Efficiency
Enhancement | en |
dc.type | Thesis | |
dc.date.schoolyear | 104-1 | |
dc.description.degree | 碩士 | |
dc.contributor.oralexamcommittee | 郭建男,黃俊郎 | |
dc.subject.keyword | 移相器,功率放大器, | zh_TW |
dc.subject.keyword | Phase Sifter,Power Amplifier, | en |
dc.relation.page | 75 | |
dc.rights.note | 有償授權 | |
dc.date.accepted | 2015-11-25 | |
dc.contributor.author-college | 電機資訊學院 | zh_TW |
dc.contributor.author-dept | 電子工程學研究所 | zh_TW |
顯示於系所單位: | 電子工程學研究所 |
文件中的檔案:
檔案 | 大小 | 格式 | |
---|---|---|---|
ntu-104-1.pdf 目前未授權公開取用 | 5.58 MB | Adobe PDF |
系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。