請用此 Handle URI 來引用此文件:
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/49539
完整後設資料紀錄
DC 欄位 | 值 | 語言 |
---|---|---|
dc.contributor.advisor | 吳瑞北 | |
dc.contributor.author | Shih-Ya Huang | en |
dc.contributor.author | 黃詩雅 | zh_TW |
dc.date.accessioned | 2021-06-15T11:33:42Z | - |
dc.date.available | 2016-08-25 | |
dc.date.copyright | 2016-08-25 | |
dc.date.issued | 2016 | |
dc.date.submitted | 2016-08-16 | |
dc.identifier.citation | [1] A. Deutsch, 'Electrical characteristics of interconnections for high-performance systems,' in Proceedings of the IEEE, vol. 86, no. 2, pp. 315-357, Feb 1998.
[2] H.-H. Chuang W-D Guo, Y-H. Lin, H.-S. Chen, Y.-C. Lu, Y.-S. Cheng, M.-Z. Hong, C.-H. Yu, W.-C. Cheng, Y.-P. Chou, C.-J. Chang, J. Ku, T.-L. Wu, and R.-B. Wu, 'Signal/ power Integrity modeling of high-speed memory modules using chip-package-board Co-analysis,' IEEE Trans. Electromagn. Compat., vol. 52, no. 2, pp. 381-391, May 2010. [3] T.-L. Wu, F. Buesink and F. Canavero, 'Overview of signal integrity and EMC design technologies on PCB: fundamentals and latest progress,' IEEE Trans. Electromagn. Compat., vol. 55, no. 4, pp. 624-638, Aug. 2013. [4] K. C. Yong, W. C. Song, B. E. Cheah, and M. F. Ain, 'Signaling analysis of inter-chip I/O package routing for multi-chip package,' IEEE Asia Symp. Quality Electronic Design, Penang, 2012, pp. 243-248. [5] (Jul. 26, 2013). Universal Serial Bus USB 3.1 Specification. [Online]. Available: http://www.usb.org/developers/docs/. [6] (Aug. 8, 2013). SATA-IO Unveils Revision 3.2 Specification. [Online].Available: http://www.serialata.org [7] System Drivers Chapter in ITRS 2011 Edition. [Online]. Available: http://www.itrs.net/reports.html. [8] K. Cho H. Lee, H. Kim, S.Choi, Y. Kim, J. Lim, H. Kim, Y. Kim, Y. Kim, and J. Kim, 'Design optimization of high bandwidth memory (HBM) interposer considering signal integrity,' IEEE Electri. Design Adv. Packag. Syst. Symp. (EDAPS), Seoul, 2015, pp. 15-18. [9] T.-S. Kim and S.-W. Kim, 'Transmission line impedance design for usb2.0 high-speed signals of smartphone accessories,' IEEE Intern. Symp. Commun. Inform. Techn. (ISCIT), Gold Coast, QLD, 2012, pp. 122-126. [10] A. Deutsch G. Arjavalingam, C. W. Surovic, A. P. Lanzetta, K. E. Fogel, F. Dowany, and M. Ritter, 'Performance limits of electrical cables for intrasystem communication,' IBM J. Res. Develop., vol. 38, no. 6, pp. 659-672, Nov. 1994. [11] A. Deutsch and G. Arjavalingam, 'Intra-system interconnects for digital communications,' Electronic Compon. Technol. Conf., Washington, DC, 1994, pp. 833-838. [12] B. Beaman, 'High performance mainframe computer cables,' IEEE Electronic Compon. Technol. Conf., San Jose, CA, 1997, pp. 911-917. [13] S. H. Hall and H. L. Heck, “Equalization,” in Advanced Signal Integrity for High-Speed Digital Designs, 1st ed., Wiley-IEEE Press, 2009, ch. 12, sec. 1-2, pp. 499-522. [14] Y. Shim, W. Lee, E. Song, J. Cho, and J. Kim, 'A compact and wide-band passive equalizer design using a stub with defected ground structure for high speed data transmission,' IEEE Microw. Wireless Compon. Lett., vol. 20, no. 5, pp. 256-258, May 2010. [15] L. Zhang, W. Yu, Y. Zhang, R. Wang, A. Deutsch, G. Katopis, D. M. Dreps, J. Buckwalter, E. S. Kuh, and C.-K. Cheng, 'Analysis and optimization of low-power passive equalizers for CPU–memory links,' IEEE Trans. Compon. Packag. Manuf. Technol., vol. 1, no. 9, pp. 1406-1420, Sept. 2011. [16] Y. S. Cheng, K. W. Chang, C. T. Liu, and R. B. Wu, 'SI-aware vias and contact pads layouts and L--R equalization technique for 12 Gb/s backplane serial I/O Interconnections,' IEEE Trans. Electromagn. Compat., vol. 55, no. 6, pp. 1284-1292, Dec. 2013. [17] M. Shin, M. Kim, J. Kim, J. Kim, and S. Ahn, 'Small-size low-cost wideband continuous-time linear passive equalizer with an embedded cavity structure on a high-speed figital channel,' IEEE Trans. Compon. Packag. Manuf. Technol., vol. 4, no. 1, pp. 94-99, Jan. 2014. [18] W. D. Guo, F. N. Tsai, G. H. Shiue, and R. B. Wu, 'Reflection enhanced compensation of lossy traces for best eye-diagram improvement using high-impedance mismatch,' IEEE Trans. Adv. Packag., vol. 31, no. 3, pp. 619-626, Aug. 2008. [19] K. C. Yong, B. E. Cheah, W. C. Song, and M. F. Ain, 'Signaling scheme for high speed die-to-die interconnection in multi-chip package (MCP) technology,' IEEE Electron. Packag. Techn. Conf. (EPTC 2013), Singapore, 2013, pp. 173-177. [20] S. H. Hall and H. L. Heck, “Equalization,” in Advanced Signal Integrity for High-Speed Digital Designs, 1st ed., Wiley-IEEE Press, 2009, ch. 10, sec. 3, pp. 434-439. [21] K. T. Hsu, W. D. Guo, G. H. Shiue, C. M. Lin, T. W. Huang, and R. B. Wu, 'Design of reflectionless vias using neural network-based approach,' IEEE Trans. Adv. Packag., vol. 31, no. 1, pp. 211-218, Feb. 2008. [22] G. H. Shiue, C. L. Yeh, L. S. Liu, H. Wei, and W. C. Ku, 'Influence and mitigation of longest differential via stubs on transmission waveform and eye diagram in a thick multilayered PCB,' IEEE Trans. Compon. Packag. Manuf. Technol., vol. 4, no. 10, pp. 1657-1670, Oct. 2014. [23] S. H. Hall and H. L. Heck, “Crosstalk,” in Advanced Signal Integrity for High-Speed Digital Designs, 1st ed., Wiley-IEEE Press, 2009, ch. 4, pp. 145-195. [24] J. Chilo and T. Arnaud, 'Coupling effects in the time domain for an interconnecting bus in high-speed GaAs logic circuits,' IEEE Trans. Electron Devices, vol. 31, no. 3, pp. 347-352, Mar 1984. [25] K. Lee, H. B. Lee, H. K. Jung, J. Y. Sim, and H. J. Park, 'A serpentine guard trace to reduce the far-end crosstalk voltage and the crosstalk induced timing jitter of parallel microstrip lines,' IEEE Trans. Adv. Packag., vol. 31, no. 4, pp. 809-817, Nov. 2008. [26] Y. S. Cheng, W. D. Guo, C. P. Hung, R. B. Wu, and D. De Zutter, 'Enhanced microstrip guard trace for ringing noise suppression using a dielectric superstrate,' IEEE Trans. Adv. Packag., vol. 33, no. 4, pp. 961-968, Nov. 2010. [27] F. Broyde and E. Clavelier, 'A new method for the reduction of crosstalk and echo in multiconductor interconnections,' IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 52, no. 2, pp. 405-416, Feb. 2005. [28] M. S. Doyle, W. Martin, D. Pease, and T. Timpane, 'Low-loss flex circuit interconnect: development of reduced insertion-loss flexible packaging,' IEEE Electronic Compon. Technol. Conf., Reno, NV, 2007, pp. 1870-1876. [29] M. S. Doyle, 'Impediments to impedance and coupled noise: characteristic impedance design and coupled noise control on flexible circuits,' IEEE Electronic Compon. Technol. Conf., vol.2, 2004, pp. 1788-1795. [30] T.-S. Kim and S.-W. Kim, 'Transmission line impedance design for usb2.0 high-speed signals of smartphone accessories,' IEEE Commun. Inf. Technol., Gold Coast, QLD, 2012, pp. 122-126. [31] A. Huynh, P. Hakansson, S. Gong, and L. Odselius, 'High-speed board-to-board interconnects utilizing flexible foils and elastomeric connectors,' IEEE Conf. High Density Microsyst. Design Packag. Compon. Failure Analysis, Shanghai, 2006, pp. 157-160. [32] G. Anand, V. Kumar, M. Vasa, and B. Mutnury, 'Challenges of using flex cables in high speed serial links,' IEEE Elect. Design of Adv. Packag. Syst. Symp. (EDAPS), Bangalore, 2014, pp. 49-52. [33] C. Mortier and N. Kellett, 'Shielded flat flexible cable (for use in automotive applications),' IEEE Electromagn. Compat. Automotive Electronics, 1999, pp. 5/1-5/6. [34] V. Zwillich, W. Menzel, L. Roehrig, and H. Leier, “Odd-mode impedance-controlled shielded flat flexible cables for in-vehicle data transmission,” in IEEE Zurich Symp. Electromagn. Compat., Singapore, 2006, pp. 348-351. [35] Y. Ueno, H. Takamatsu, and N. Kudo, “Flexible flat cable,” U.S. Patent 7 399 929 B2, Jul. 15, 2008. [36] S.-K. Yeh, “Transmission line with high flexibility and characteristic impedance,” U.S. Patent 7 807 927 B2, Oct. 5, 2010. [37] S. Kodama, N. Akutsu, and H. Kobayashi, “Flexible flat cable,” U.S. Patent 0 232 938 A1, Sep. 29, 2011 [38] T. Shimura, T. Akita, and O. Shibata, “Flexible cable and transmission system,” U.S. Patent 8 669 483 B2, Mar. 11, 2014. [39] B. K. Casper, M. Haycock, and R. Mooney, 'An accurate and efficient analysis method for multi-Gb/s chip-to-chip signaling schemes,' in Proc. IEEE Symp. Very Large Scale Circuits, HI, USA, Jun. 2002, pp. 54–57. [40] R. Shi, W. Yu, Y. Zhu, C. K. Cheng, and E. S. Kuh, 'Efficient and accurate eye diagram prediction for high speed signaling,' IEEE Int. Conf. Comput.-Aided Design, San Jose, CA, 2008, pp. 655-661. [41] J. Ren and K. S. Oh, 'Multiple edge responses for fast and accurate system simulations,' IEEE Trans. Adv. Packag., vol. 31, no. 4, pp. 741-748, Nov. 2008. [42] D. Oh, 'Multiple edge responses for fast and accurate system simulations,' IEEE Electrical Perform. Electronic Packag., Scottsdale, AZ, 2006, pp. 163-166. [43] Z. Chen, “Predictions of the worst-case crosstalk including ISI effect and the worst-case eye opening including crosstalk effect for electronic packaging system design,” IEEE Electrical Perform. Electronic Packag., Atlanta, GA, 2007, pp. 159-162. [44] Y. Eo and W. R. Eisenstadt, “Generalized coupled interconnect transfer function and high-speed signal simulations,” IEEE Trans. Microw. Theory Techn., vol. 43, no. 5, pp. 1115-1121, May 1995. [45] J. Lee and Y. Eo, 'An efficient eye-diagram determination technique for multi-coupled interconnect lines,' IEEE Int. Workshop Power Timing Modeling, Optimiz. Simulat. (PATMOS), Karlsruhe, 2013, pp. 185-190. [46] S. H. Hall and H. L. Heck, “Idea transmission-line fundamentals,” in Advanced Signal Integrity for High-Speed Digital Designs, 1st ed., Wiley-IEEE Press, 2009, ch. 3, sec. 2, pp. 65-144. [47] R. E. Collin, 'Transmission lines and waveguides,' in Foundations for Microwave Engineering, Wiley-IEEE Press, 2001, pp.71-219. [48] S. H. Hall and H. L. Heck, “Non-ideal conductor models,” in Advanced Signal Integrity for High-Speed Digital Designs, 1st ed., Wiley-IEEE Press, 2009, ch. 5, sec. 1-2, pp. 201-221. [49] S. H. Hall and H. L. Heck, “Electrical properties of dielectrics,” in Advanced Signal Integrity for High-Speed Digital Designs, 1st ed., Wiley-IEEE Press, 2009, ch. 6, sec. 1-2, pp. 250-256. [50] W.-D. Guo, J.-H. Lin, C.-M. Lin, T.-W. Huang, and R.-B. Wu,“Fast methodology for determining eye-diagram characteristics of lossy transmission lines,” IEEE Trans. Adv. Packag., vol. 32, no. 1, pp. 175–183, Feb. 2009. [51] S. H. Hall and H. L. Heck, “Differential signaling,” in Advanced Signal Integrity for High-Speed Digital Designs, 1st ed., Wiley-IEEE Press, 2009, ch. 7, sec. 1-5, pp. 297-304. [52] S. H. Hall and H. L. Heck, “Modeling and budgeting of timing jitter and noise,” in Advanced Signal Integrity for High-Speed Digital Designs, 1st ed., Wiley-IEEE Press, 2009, ch. 13, sec. 11, pp. 550-552. [53] A. Deustch, G. V. Kopcsay, P. W. Coteus, C. W. Surovic, P. E. Dahlen, D. L. Heckmann, and D.-W. Duan, “Frequency-dependent losses on highperformance interconnections,” IEEE Trans. Electromagn. Compat., vol. 43, no. 4, pp. 446–465, Nov. 2001. [54] A. Deustch, G. V. Kopcsay, V. A. Ranieri, J. K. Cataldo, E. A. Galligan, W. S. Graham, R. P. McGouey, S. L. Nunes, J. R. Paraszczak, J. J. Ritsko, R. J. Serino, D. Y. Shih, and J. S. Wilczynski, “High-speed signal propagation on lossy transmission lines,” IBM J. Res. Develop., vol. 34, no. 4, pp. 601–615, Jul. 1990. [55] Y.-S. Cheng and R.-B. Wu, “Direct eye diagram optimization for arbitrary transmission lines using FIR filter,” IEEE Trans. Compon., Packag. Manuf. Technol., vol. 1, no. 8, pp. 1250–1258, Aug. 2011. [56] ANSYS Q3D Extractor. [Online]. Available: http://www.ansys.com/, accessed Dec. 14, 2011. [57] (Aug. 3, 2014). Advanced Design System. [Online]. Available: http://www.keysight.com/ [58] Flat Flexible Cables and Flat Cable Assemblies [Online]. Available: http://www.axon-cable.com/ [59] H.-J. Chi, Y.-H. Choi, S.-M. Lee, J.-Y. Sim, H.-J.Park, J.-J. Lim, P.-S. Kang, B.-Y. Lee, J.-C. Hong, and H.-S Lee, “A 2-Gb/s intrapanel interface for TFT-LCD with a VSYNC-embedded subpixel clock and a cascaded de-skew and multiphase DLL,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 58, No. 10, pp. 687-691, Oct. 2011. [60] DDR4 SDRAM, JEDEC Standard JESD 79-4, Sep. 2012. [61] D. Pavlidis and H. L. Hartnagel, “The design and performance of three-line microstrip couplers,” IEEE Trans. Microw. Theory Techn., vol. 24, no. 10, pp. 631–640, Oct. 1976. [62] S. H. Hall, G. W. Hall, and J. A. McCall, “Connector,” in High-Speed Digital System Design- A Handbook of Interconnect Theory and Design Practices, 1st ed., John Wiley & Sons, 2000, ch. 5, sec. 2, pp. 93-101. | |
dc.identifier.uri | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/49539 | - |
dc.description.abstract | 為因應高速系統中持續上升的傳輸速率,以及有限的佈線空間,本論文著重於最佳化高速系統封裝中的傳輸結構以得最佳眼圖。本論文不但討論了印刷電路板上的微帶線設計,亦深入探討了高速系統中常用的可撓性扁平排線之結構設計。
針對單端傳輸且阻抗不匹配的微帶線系統,本論文首先提出了快速預測不匹配傳輸系統眼高之演算法,並藉此提出特性等高線圖,描述了不同電源內阻與輸出電阻情況下之眼高變化,而量測結果亦驗證了本論文所提出演算法之正確性。利用該特性圖可發現針對最大眼高之最適終端電阻設計情況,是將傳輸線阻抗鬱傳輸端電阻匹配,並使接收端為開路。此外,本論文亦針對具不同的終端電阻的傳輸線系統提出最佳的微帶線結構設計,以改善眼圖表現。 本論文進一步探討耦合微帶線之最佳化結構設計,提出在有限佈線面積下之最佳線寬與線距設計準則,亦探討了不同電源內阻與輸出電阻的情況。為改善眼高,針對輸出端反設計係數大於零的情況,需藉增加線距降低串音雜訊。針對負的輸入與輸出端反射係數,則須藉增加線寬降低其反射雜訊。量測結果顯示,針對本論文所舉出的設計案例中,眼高改善幅度可達38.6 %。 最後,本論文利用模態分析的方式,有效地優化具有多重接地線的可撓式扁平排線結構,等化了存在排線中兩差動模態速度,使單對差動訊號之眼高改善了約 30 %,輻射能量降低約16 dBW。考慮雙對差動訊號,眼高亦有類似的改善。 | zh_TW |
dc.description.abstract | This dissertation focuses on designing the transmission structures in packaging to optimize the eye-height for high-speed systems, which becomes essential nowadays due to the ever-increasing data rate of signal and the limited layout area in packaging. To tackle the problems, design methodologies for several optimal transmission structures have been proposed to improve the eye-heights of both on board lines, i.e. the microstrip, and off board components, i.e. the flexible flat cable (FFC), in packaging.
The structure of single-ended microstrip in a mismatched transmission line system is investigated by using the fast algorithm for predicting the eye height, in which the small errors between predicted and measured eye-heights show the accuracy of the method. The design contour map is also established versus the reflection coefficients at source and load ends of the transmission line systems. With the contour map, the best termination design for the transmission line system can be found in the condition when the impedance of transmission line is equal to the source resistor and the load is open circuit. Furthermore, for the transmission line system with arbitrary terminations at source and load ends, the optimal impedance design for the mircostrip is also proposed. Furthermore, consider two coupled microstrips in a restricted layout area, the design guidelines to optimize the eye-height are given when the transmission line system is with arbitrary terminations. The first guideline is to minimize the crosstalk noise by making the line space larger when the output reflection coefficient is positive. The second one is to make the transmission line impedance match to the output termination by widening the line width when the reflection coefficients are both negative. With the guidelines, the measured results show that the eye-height can be improved by 38.6 % at most in the performed cases. Finally, optimal design is rendered for the flexible flat cable (FFC) to eliminate the ringing noise and decrease the crosstalk noise by equalizing the modal velocities of the differential modes in FFC. With proposed design for the FFC, the eye-height improves about 30% compared to original design, and the radiation power decreases about 16 dBW. Similar improvement has been noticed even for the case of two pairs of differential signals. | en |
dc.description.provenance | Made available in DSpace on 2021-06-15T11:33:42Z (GMT). No. of bitstreams: 1 ntu-105-F00942001-1.pdf: 6347134 bytes, checksum: 039cb3e18edb67f51e2f21e0c571a061 (MD5) Previous issue date: 2016 | en |
dc.description.tableofcontents | 口試委員會審定書 #
誌謝 ii 中文摘要 iv ABSTRACT vi CONTENTS viii LIST OF FIGURES xii LIST OF TABLES xix Chapter 1 Introduction 1 1.1 Research Background and Motivation 1 1.2 Literature Survey 4 1.3 Contributions 7 1.4 Chapter Outlines 8 Chapter 2 Fundamentals for Transmission-Lines and Eye Diagrams 11 2.1 Transmission Line Basics 11 2.1.1 Properties of Lossless Transmission Line 12 2.1.2 Transmission Line Reflections 13 2.1.3 Loss Effect in Real Transmission Lines 16 2.2 Two Coupled Transmission Lines 17 2.2.1 Properties for Coupled Lines 17 2.2.2 Modal Analysis for Coupled Lines 18 2.3 Worst-Case Eye-Diagram Determinations 20 2.3.1 Principle and Essential Metrics of Eye-Diagram 20 2.3.2 Peak Distortion Analysis Method 21 Chapter 3 Design for Microstrip Line System with Arbitrary Terminations 25 3.1 Pulse Response of Long Mismatched Transmission Line 26 3.1.1 Relations between Main Pulse and Reflection Pulses 26 3.1.2 Efficient Method for Determining Loss Constant 30 3.1.3 General Eye-Height Estimation from Matched Pulse Response 30 3.2 Pulse Response of Short Mismatched Transmission Line 31 3.2.1 Analysis for Pulse Response of Short Mismatched Line 31 3.2.2 General Eye-Height Prediction for Short Mismatched Lines 33 3.3 Terminations Design for Transmission Line System 34 3.3.1 Optimal Design Charts of Long and Short Lines 34 3.3.2 Comparisons between Design Charts of Long and Short Lines 36 3.3.3 Validation for Prediction of Eye-Heights 37 3.3.4 Best Design Region for System with Arbitrary Terminations 39 3.3.5 Experimental Verification for Termination Design 41 3.4 Design for Transmission Line Structure 46 3.4.1 Influence of Dispersion Effect for Microstrip 47 3.4.2 Eye-Width Affected by Loss Effect 50 3.4.3 Normalized Eye-Height Without Effects of Terminations 51 3.4.4 Best Design for Microstrip Structure 53 3.5 Summary 54 Chapter 4 Structure Design for Coupled Lines 57 4.1 Construction of Coupled Pulse Responses 57 4.2 Extended Peak Distortion Analysis Including Crosstalk 62 4.3 Optimal Structure Design for Coupled Lines 67 4.3.1 Eye-Height Variation for Different Terminations 67 4.3.2 Optimal Cross-Section Design with Restricted Area 69 4.4 Design for Lossy Coupled Lines 75 4.5 Verification and Discussion 79 4.5.1 Experimental Verification 79 4.5.2 Eye-Height Improvement for More Lines 84 4.5.3 Impact on Eye-Width 86 4.6 Eye-Diagram of Differential Line System 88 4.6.1 One Pair of Differential Lines 88 4.6.2 Two Pairs of Differential Lines 89 4.7 Summary 92 Chapter 5 Design for Flexible Flat Cable Structure 95 5.1 Characteristics of Flexible Flat Cable 96 5.1.1 Asymmetrical Three-Line Model for Flexible Flat Cable 97 5.1.2 Measurement of Differential Scattering Parameters and Impedance 98 5.2 Modal Analysis for Flexible Flat Cable 100 5.2.1 Basic Modes for Asymmetrical Three-Line Structure 100 5.2.2 Modal Analysis for Two Differential Modes 101 5.3 Optimal Design for Structure of Flexible Flat Cable 103 5.3.1 Analyzing the Time Delays for Two Differential Modes 105 5.4 Verifications for Improvement 107 5.4.1 Scattering-Parameters for Arbitrary Sizes 109 5.4.2 Eye-Diagrams for Different Designs 110 5.4.3 Ground Bounce Improvement on Imperfect Ground Lines 112 5.4.4 Crosstalk Noises for Two Pairs of Differential Lines 113 5.4.5 Improvement in EMI 115 5.5 Summary 118 Chapter 6 Conclusions and Future Works 119 6.1 Conclusions of the Dissertation 119 6.2 Suggestions for Future Works 121 REFERENCE 123 Publication List 131 | |
dc.language.iso | en | |
dc.title | 高速系統構裝最佳眼高之傳輸結構優化設計 | zh_TW |
dc.title | Optimization of Transmission Structures for Best Eye-Heights in High-Speed System Packaging | en |
dc.type | Thesis | |
dc.date.schoolyear | 104-2 | |
dc.description.degree | 博士 | |
dc.contributor.oralexamcommittee | 楊成發,郭維德,劉家驄,薛光華,李源良 | |
dc.subject.keyword | 最佳化,眼高,高速系統,碼際干擾,反射雜訊,串音雜訊,模態分析,微帶線,可撓式扁平排線, | zh_TW |
dc.subject.keyword | Optimization,eye-height,high-speed system,inter-symbol interference,reflection noises,crosstalk noise,modal analysis,microstrip,flexible flat cable (FFC), | en |
dc.relation.page | 132 | |
dc.identifier.doi | 10.6342/NTU201602693 | |
dc.rights.note | 有償授權 | |
dc.date.accepted | 2016-08-17 | |
dc.contributor.author-college | 電機資訊學院 | zh_TW |
dc.contributor.author-dept | 電信工程學研究所 | zh_TW |
顯示於系所單位: | 電信工程學研究所 |
文件中的檔案:
檔案 | 大小 | 格式 | |
---|---|---|---|
ntu-105-1.pdf 目前未授權公開取用 | 6.2 MB | Adobe PDF |
系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。