請用此 Handle URI 來引用此文件：
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/48063完整後設資料紀錄
| DC 欄位 | 值 | 語言 |
|---|---|---|
| dc.contributor.advisor | 吳家麟 | |
| dc.contributor.author | Tse-Chung Su | en |
| dc.contributor.author | 蘇則仲 | zh_TW |
| dc.date.accessioned | 2021-06-15T06:45:25Z | - |
| dc.date.available | 2013-07-07 | |
| dc.date.copyright | 2011-07-07 | |
| dc.date.issued | 2011 | |
| dc.date.submitted | 2011-06-27 | |
| dc.identifier.citation | [1] Slepian, D. and Wolf, J. 1973. Noiseless coding of correlated information sources. IEEE Transactions on Information Theory. 19, 4, 471- 480.
[2] Wyner, A. and Ziv, J. 1976. The rate-distortion function for source coding with side information at the decoder. IEEE Transactions on Information Theory. 22, 1, 1-10. [3] Aaron, A., Rui, Z. and Girod, B. 2002. Wyner-ziv coding of motion video. In Proc. of Conference Record of the Thirty-Sixth Asilomar Conference on Signals, Systems and Computers, 2002., 240-244. [4] Girod, B., Aaron, A. M., Rane, S. and Rebollo-Monedero, D. 2005. Distributed video coding. Proceedings of the IEEE. 93, 1, 71-83. [5] Liveris, A. D., Zixiang, X. and Georghiades, C. N. 2002. Compression of binary sources with side information at the decoder using ldpc codes. Communications Letters, IEEE. 6, 10, 440-442. [6] Varodayan, D. and Aaron, A. 2006. Rate-adaptive codes for distributed source coding. EURASIP Signal Processing Journal, Special Issue on Distributed Source Coding. 86, 11, 3123-3130. [7] Varodayan, D., Aaron, A. and Girod, B. 2005. Rate-adaptive distributed source coding using low-density parity-check codes. In Proc. of Signals, Systems and Computers, 2005. Conference Record of the Thirty-Ninth Asilomar Conference on, 1203-1207. [8] Kschischang, F. R., Frey, B. J. and Loeliger, H. A. 2001. Factor graphs and the sum-product algorithm. Information Theory, IEEE Transactions on. 47, 2, 498-519. [9] Pai, Y.-S., Cheng, H.-P., Shen, Y.-C. and Wu, J.-L. 2010. Fast decoding for ldpc based distributed video coding. In Proc. of ACM international conference on Multimedia, [10] Falcao, G., Sousa, L. and Silva, V. 2008. Massive parallel ldpc decoding on gpu. In Proc. of the 13th ACM SIGPLAN Symposium on Principles and practice of parallel programming, 83-90. [11] Ldpca c source: http://www.stanford.edu/~divad/software/ldpca.zip. [12] Cuda programming guide 3.2: http://developer.download.nvidia.com/compute/cuda/3_2/toolkit/docs/CUDA_C_Programming_Guide.pdf. [13] Optimizing parallel reduction in cuda: http://developer.download.nvidia.com/compute/cuda/1_1/Website/projects/reduction/doc/reduction.pdf. [14] Ascenso, J. and Pereira, F. 2009. Complexity efficient stopping criterion for ldpc based distributed video coding. In Proc. of the 5th International ICST Mobile Multimedia Communications Conference, [15] Cuda-enabled gpu list: http://www.nvidia.com/object/cuda_gpus.html. [16] Artigas, X., Ascenso, J., Dalai, M., Klomp, S., Kubasov, D. and Ouaret, M. 2007. The discover codec: Architecture, techniques and evaluation. In Proc. of Picture Coding Symposium, [17] Discover - test material: http://www.img.lx.it.pt/~discover/test_conditions.html. [18] Ryanggeun, O., Jongbin, P. and Byeungwoo, J. 2010. Fast implementation of wyner-ziv video codec using gpgpu. In Proc. of IEEE International Symposium on Broadband Multimedia Systems and Broadcasting, 1-5. | |
| dc.identifier.uri | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/48063 | - |
| dc.description.abstract | Wyner-Ziv (或簡稱WZ) 視訊編碼為分散式視訊編碼 (或簡稱DVC) 的一種實作，它基於Wyner-Ziv 的理論，主要針對視訊資料之間的資料相關性進行失真壓縮。這種新的壓縮方式，在計算複雜度上因為擁有簡單的編碼器和極複雜的解碼器特性而受到重視，其解碼器的複雜度來自於Slepian–Wolf解碼。雖然近年來，許多能有效改進WZ 視訊編碼壓縮效率的方法被提出，目前大部分被提出的WZ視訊編碼，其解碼端的時間延遲都非常的長，這對於即時性要求較高的應用裡，WZ 視訊編碼失去了其實用價值。在這篇論文中，我們使用CUDA架構，針對低密度奇偶校驗碼（目前壓縮效能最好的Slepian–Wolf解碼器）中的sum-product 演算法(或簡稱SPA)，提出一個高度平行化的設計。再者，我們在CUDA上提出的收斂偵測機制，能消除CPU和GPU之間的傳輸延遲。實驗結果顯示，在QCIF大小下，（監控）影片格式能夠被即時解碼，其他格式也有至少每秒五張的解碼速率。影片在解壓縮的過程中，和平行化之前相比，都能維持非常高的壓縮比以及極低的失真率。 | zh_TW |
| dc.description.abstract | Wyner-Ziv (WZ) video coding – a particular case of distributed video coding (DVC), is based on the Wyner-Ziv theorem for lossy coding of correlated video sources. This new coding paradigm is well known for its low-complexity encoding and high-complexity decoding characteristics, where the high decoding complexity is mainly due to the intricate procedures of Slepian–Wolf decoding. Although some works have been made in recent years, especially for improving the coding efficiency, most reported WZ codecs have high time delay in the decoder, which hinders its practical values for applications with critical timing constraint. In this paper, a fully parallelized sum-product algorithm (SPA) for low density parity check accumulate (LDPCA) codes is applied through Compute Unified Device Architecture (CUDA) based on General-Purpose Graphics Processing Unit (GPGPU). Furthermore, we proposed a novel early stop detection mechanism, implemented on CUDA, which substantially eliminates the communication latency between CPU and GPU. Experimental results show that, through our work, QCIF (surveillance) videos can be decoded in real-time and videos in other formats can reach to at least 5.01 frames per second in terms of decoding speed. All videos are decoded with extremely high quality and negligible rate-distortion (RD) loss. | en |
| dc.description.provenance | Made available in DSpace on 2021-06-15T06:45:25Z (GMT). No. of bitstreams: 1 ntu-100-R98922036-1.pdf: 4246124 bytes, checksum: 490cd21b1ce2c8920a8fffdb55c6edc4 (MD5) Previous issue date: 2011 | en |
| dc.description.tableofcontents | 口試委員會審定書 i
誌謝 ii 中文摘要 iii ABSTRACT iv CONTENTS v LIST OF FIGURES vii LIST OF TABLES viii Chapter 1 Introduction 1 Chapter 2 Sum-Product Algorithm 5 Chapter 3 Parallel LDPCA Decoding In CUDA 8 3.1 Reduction φ Function Computation 8 3.2 Fully Parallelized SPA – Parallel Partial Reduction in HPK 12 3.3 Combination of VPK and HPK 15 3.4 Check Node Rearrangement and Loop Unrolling 16 3.4.1 Ballot Based Reduction in Fermi 19 3.4.2 Half Float (16-bit) for Data Storage 20 Chapter 4 LDPCA Early Stop Detection Mechanism Using CUDA 22 4.1 Early Jump Detection Kernel (EDK) 22 4.1.1 Successfully Decoded Codeword Detection in CUDA (Condition 1) 23 4.1.2 Un-decodable Codeword Detection in CPU (Condition 2) 24 4.1.3 The Overhead of Early Stop Detection in CUDA 25 4.2 Complexity Reduction of Early Stop Detection 27 4.2.1 Combination of EDK and UMK 27 4.2.2 Latency Reduction of Data Transfer and Data Initialization 27 4.3 Concurrent Kernel Execution and Data Transfer 29 4.3.1 Practical CUDA Implementation for Early Stopping Detection 30 4.3.2 Early Stop Detection Using CUDA Driver API 31 4.3.3 Fixed Number of overlapping UMKs 33 Chapter 5 Experimental Results 34 5.1 Speed-up Ratios for various LDPCA Decoder Versions 34 5.2 Decoding Time of the Optimized LDPCA Decoder per Feedback 36 5.3 Speed-up ratio of early stop detection against theoretical bound 38 5.4 Overall WZ Decoder Complexity and RD Performance 39 Chapter 6 Conclusion and Future Work 48 REFERENCE 50 | |
| dc.language.iso | en | |
| dc.subject | 通用圖形處理器 | zh_TW |
| dc.subject | 分散式視訊編碼 | zh_TW |
| dc.subject | WZ 視訊編碼 | zh_TW |
| dc.subject | 低密度奇偶校驗碼 | zh_TW |
| dc.subject | SPA | zh_TW |
| dc.subject | 平行計算 | zh_TW |
| dc.subject | 雲端計算 | zh_TW |
| dc.subject | CUDA | zh_TW |
| dc.subject | Distributed video coding | en |
| dc.subject | GPGPU | en |
| dc.subject | CUDA | en |
| dc.subject | cloud computing | en |
| dc.subject | parallel computing | en |
| dc.subject | sum-product algorithm | en |
| dc.subject | low density parity check codes | en |
| dc.subject | Wyner-Ziv video coding | en |
| dc.title | CUDA架構下針對低密度奇偶校驗碼為基礎之分散式編碼的近即時解碼設計 | zh_TW |
| dc.title | A Near Real Time Decoding for LDPC Based Distributed Video Coding Using CUDA | en |
| dc.type | Thesis | |
| dc.date.schoolyear | 99-2 | |
| dc.description.degree | 碩士 | |
| dc.contributor.oralexamcommittee | 陳宏銘,陳維超,鄭羽伸 | |
| dc.subject.keyword | 分散式視訊編碼,WZ 視訊編碼,低密度奇偶校驗碼,SPA,平行計算,雲端計算,CUDA,通用圖形處理器, | zh_TW |
| dc.subject.keyword | Distributed video coding,Wyner-Ziv video coding,low density parity check codes,sum-product algorithm,parallel computing,cloud computing,CUDA,GPGPU, | en |
| dc.relation.page | 52 | |
| dc.rights.note | 有償授權 | |
| dc.date.accepted | 2011-06-28 | |
| dc.contributor.author-college | 電機資訊學院 | zh_TW |
| dc.contributor.author-dept | 資訊工程學研究所 | zh_TW |
| 顯示於系所單位： | 資訊工程學系 | |
文件中的檔案：
| 檔案 | 大小 | 格式 | |
|---|---|---|---|
| ntu-100-1.pdf 未授權公開取用 | 4.15 MB | Adobe PDF |
系統中的文件，除了特別指名其著作權條款之外，均受到著作權保護，並且保留所有的權利。