請用此 Handle URI 來引用此文件:
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/45538
完整後設資料紀錄
DC 欄位 | 值 | 語言 |
---|---|---|
dc.contributor.advisor | 呂學士(Shey-Shi Lu) | |
dc.contributor.author | Yu-Hsiang Wang | en |
dc.contributor.author | 王裕翔 | zh_TW |
dc.date.accessioned | 2021-06-15T04:25:55Z | - |
dc.date.available | 2014-08-21 | |
dc.date.copyright | 2009-08-21 | |
dc.date.issued | 2009 | |
dc.date.submitted | 2009-08-20 | |
dc.identifier.citation | [1] Behzad Razavi, RF microelectronics, 1998, Prentice hall, ISBN 0-13-887571-5.
[2] Behzad Razavi, Design of Integrated Circuits for Optical Communications, 2003, McGraw-Hill, ISBN 0-07-282258-9. [3] Keliu Sue, Edgar Sanchez-Sinencio, CMOS PLL Synthesizers: Analysis and Design, 2005, ISBN 0-387-23668-6 [4] Jri Lee, mm-Wave Silicon Technology: 60GHz and Beyond, Chapter 5, 2008, ISBN 978-0-387-76558-7. [5] B. Razavi, “A Study of Phase Noise in CMOS Oscillators,” IEEE J. Solid-State Circuits, Vol. 31, pp.331-343, Mar. 1996. [6] D. B. Leeson, “A simple model of feedback oscillator noise spectrum,” Proc. IEEE, pp.329-330, Feb. 1966. [7] A. Hajimiri and T. H. Lee, “A general theory of phase noise in electrical oscillators,” IEEE J. Solid-State Circuits, vol. 33, pp.179-194, Feb. 1998. [8] J. J. Real and A. A. Abidi, “Physical Processes of Phase noise in differential LC oscillators,” IEEE 2000 Custom Integrated Circuits Conference. [9] H. Darabi and A. A. Abidi, “Noise in CMOS Mixers: A Simple Physical Model,” IEEE J. Solid-State Circuits, vol. 35, no. 1, in press, 2000. [10] Donhee Ham, and Ali Hajimiri, “Concepts and Methods in Optimization of Integrated LC VCOs,” IEEE J. Solid-State Circuits, vol. 36, no.6, June. 2001. [11] Che-Fu Liang, “A Digital Calibration Technique for Charge Pumps in Phase-Locked Systems”, IEEE J. Solid-State Circuits, vol. 43, no.2, Feb. 2008. [12] B. Razavi, “Challenges in the design of frequency synthesizers for wireless applications,” in IEEE Custom Integrated Circuits Conf., May 1997, pp. 395–402. [13] S. Pellerano, S. Levantino, C. Samori, and A. L. Lacaita, “A 13.5-mW 5-GHz frequency synthesizer with dynamic-Logic frequency divider,” IEEE J. Solid-State Circuits, vol. 39, no. 2, pp. 378–383, Feb. 2004. [14] F. Herzel, G. Fischer, and H. Gustat, “An integrated CMOS RF synthesizer for 802.11a wireless LAN,” IEEE J. Solid-State Circuits, vol. 38, no. 10, pp. 1767–1770, Oct. 2003. [15] I. Bouras, S. Bouras, T. Georgantas, N. Haralabidis, G. Kamoulakos, C. Kapnistis, S. Kavadias, Y. Kokolakis, P. Merakos, J. Rudell, S. Plevridis, I. Vassiliou, K. Vavelidis, and A. Yamanaka, “A digitally calibrated 5.15–5.825 GHz transceiver for 802.11a wireless LANs in 0.18 um CMOS,” in IEEE Int. Solid-State Circuits Conf., Feb. 2003, pp. 352–353. [16] P. Zhang, T. Nguyen, C. Lam, D. Gambetta, C. Soorapanth, B. Cheng, S. Hart, I. Sever, T. Bourdi, A. Tham, and B. Razavi, “A direct conversion CMOS transceiver for IEEE 802.11a WLANs,” in IEEE Int. Solid-State Circuits Conf., Feb. 2003, pp. 354–355. [17] H. Huh, Y. Koo, K. Y. Lee, Y. Ok, S. Lee, D. Kwon, J. Lee, J. Park, K. Lee, D. K. Jeong, and W. Kim, “A CMOS dual-band fractional-N synthesizer with reference doubler and compensated charge pump,” in IEEE Int. Solid-State Circuits Conf., Feb. 2004, pp. 100–101. [18] N. D. Dalt and C. Sandner, “A subpicosecond jitter PLL for clock generation in 0.12 um digital CMOS,” IEEE J. Solid-State Circuits, vol. 38, no. 7, pp. 1275–1278, Jul. 2003. [19] S. Cheng, H. Tong, J. S.-Martinez, and A. I. Karsilayan, “Design and analysis of an ultrahigh-speed glitch-free fully differential charge pump with minimum output current variation and accurate matching,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 53, no. 9, pp. 843–847, Sep. 2006. [20] S. Vaucher, I. Ferencic, M. Locher, S. Sedvallson, U. Voegeli and Z. Wang, “A family of low-power truly modular programmable dividers in standard 0.35-um CMOS technology,” IEEE J. Solid-State Circuits, vol. 31, pp. 1039-1045, Jul. 2000. [21] T. P. Kenny, T. A. D. Riley, N. M. Filiol and M. A. Copeland, “Design and ealization of a digital ΔΣ modulator for fractional-n frequency synthesis,” IEEE J. Solid-State Circuits, vol. 48, pp. 510-521, Mar. 1999. [22] T. A. D. Riley, M. A. Copeland and T. A. Kwasniewski, “Delta-sigma modulation in fractional-n frequency synthesis,” IEEE J. Solid-State Circuits, vol. 28, pp. 553-559, May 1993. [23] H. Hashemi and A. Hajimiri, “Concurrent multiband low-noise amplifiers-theory, design, and application,” IEEE Trans. on Microwave Theory and Technique, vol. 50, no. 1, pp. 288–301, Jan. 2002. [24] H. W. Chiu and S. S. Lu, “A 2.17 dB NF, 5 GHz band monolithic CMOS LNA with 10 mW DC power consumption,” in IEEE VLSI Symp. Dig., 2002, pp. 226–229. [25] Po.Wei Lee, Hung-Wei Chiu, Shey-shi Lu, 'A SiGe LNA for 2.4/5.2/5.7 GHz WLAN', IEEE Int. Solid-State Circuits Conf. , pp. 364-365,Feb. 2003. [26] S. S. Lu, Y. S. Lin, H. W. Chiu, Y. C. Chen and C. C. Meng 'The Determination of S parameters from the Poles of Voltage Gain Transfer Function for RF IC Design,' IEEE Trans. Circuits and System, vol.52, no.1, pp.191-199, Jan. 2005. [27] S. S. Lu, , C. C. Meng, T. W. Chen, and H.C. Chen, 'A novel interpretation of transistor S parameters by poles and zeros for RFIC Circuit Design,' IEEE Tran. on Microwave Theory and Technique, Vol.49, No.2, pp. 406~409, February 2001. | |
dc.identifier.uri | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/45538 | - |
dc.description.abstract | 在台積電0.18微米互補式金氧半製程下,我們實現了一個具有電流泵自動校正電路之分數型頻率合成器。基於在校正時我們使用同一個電流泵,通道長度調變效應造成的電流泵不匹配將被消除。實驗結果顯示,經過校正後的參考突波為-82dBc,即下降了26dB。此頻率合成器可以產生2.125到2.575GHz的四相位輸出,利用24位元的三角積分調變器,其最小頻道距離可小於1Hz。而在1MHz頻率偏移處量測到的相位雜訊為-114dBc/Hz。最後,本頻率合成器達到所有藍牙應用相關的規範。
此外,我們提出兩個可重組的多頻帶低雜訊放大器,來克服傳統上應用於多規格的射頻前端電路所遭遇的大功率干擾訊號帶來的問題。方法是利用可調式主動核心電路把一個「寬頻」接收機分成幾個「窄頻」接收機。其中第一個低雜訊放大器可以接收所有軟體定義無線電使用的頻率,而第二個低雜訊放大器包含了所有於1.9到5.8GHz的應用。兩個低雜訊放大器都是在聯電90奈米互補式金氧半的製程下實現。實驗結果顯示,在我們使用的頻段下,雜訊指數為2.0到3.6dB,而輸入三階內插點為-0.5到-4.8dBm。 | zh_TW |
dc.description.abstract | A fractional-N frequency synthesizer with charge pump calibration technique is implemented in TSMC 0.18um CMOS technology. The CP mismatch due to channel-length modulation is eliminated because we use the same CP during calibration process. The measured output reference spur is -82dBc and improved by 26 dB after the calibration is done. Quadrature outputs can be generated from 2.125 to 2.575GHz. The minimum frequency step is less than 1Hz due to a 24-bit ΔΣ modulator. The measured phase noise is -114 dBc/Hz at an offset frequency of 1 MHz. All the related specifications are met in the application for Bluetooth.
In addition, two reconfigurable multiband LNAs are proposed to conquer the AM blocker problem suffered in the conventional multi-standard RF front-end designs. The concept is dividing a “wideband” into several “narrowbands” by applying tunable active core. The first LNA is for all SDR band and the second LNA covers applications in 1.9 to 5.8GHz. Both of two LNAs are implemented in UMC 90nm process. The measured noise figure is from 2.0 to 3.6 dB and the measured IIP3 is from -0.5 to -4.8 dBm throughout the whole band of interest. | en |
dc.description.provenance | Made available in DSpace on 2021-06-15T04:25:55Z (GMT). No. of bitstreams: 1 ntu-98-R96943057-1.pdf: 2878116 bytes, checksum: 13252fdb0d0d70dfd7d663e066c2296d (MD5) Previous issue date: 2009 | en |
dc.description.tableofcontents | 誌謝 v
摘要 vii ABSTRACT ix CONTENTS xi LIST OF FIGURES xv LIST OF TABLES xix Chapter 1 Introduction 1 1.1 Motivation 1 1.2 Thesis Organization 2 Chapter 2 Phase-Locked Loop Fundamentals 5 2.1 Operating Principles of the PLL 6 2.2 General Considerations 8 2.2.1 Phase Noise 8 2.2.2 Spurs 10 2.2.3 Lock Time 12 2.3 Building Blocks of Charge Pump PLL 14 2.3.1 Phase/Frequency Detector (PFD) 14 2.3.2 Charge Pump (CP) 17 2.3.3 Loop Filter 21 2.3.4 Frequency Divider 22 2.3.5 Voltage-Controlled Oscillator (VCO) 28 Chapter 3 A Fractional-N Frequency Synthesizer for Bluetooth Receiver with Charge Pump Calibration 37 3.1 Introduction 37 3.2 Charge Pump Calibration Technique 38 3.3 Circuit Implementation 41 3.3.1 Architecture 41 3.3.2 Switched-delay PFD 42 3.3.3 Programmable Charge Pump 43 3.3.4 Bang-bang Phase Detector 44 3.3.5 SAR Controller for CP Calibration 45 3.3.6 VCO with Switched-capacitor Array 46 3.3.7 Auto Frequency Calibration (AFC) 50 3.3.8 Multi-Modulus Frequency Divider 52 3.3.9 Delta-Sigma Modulator (DSM) 54 3.3.10 Quadrature Generation 56 3.3.11 Loop Filter 58 3.4 Experimental Results 59 3.5 Summary 69 Chapter 4 A Reconfigurable Multiband Low-noise Amplifier with Tunable Active Core 71 4.1 Introduction 71 4.2 Basics of Narrow-Band LNA 72 4.2.1 Input Matching 72 4.2.2 Gain 75 4.2.3 Noise 77 4.2.4 Linearity 79 4.3 Circuit Implementation 84 4.3.1 Reconfigurable LNA I 84 4.3.2 Reconfigurable LNA II 86 4.4 Simulation & Experimental Results 87 4.4.1 Reconfigurable LNA I 88 4.4.2 Reconfigurable LNA II 90 4.5 Summary 95 Chapter 5 Conclusion 97 REFERENCES 99 | |
dc.language.iso | en | |
dc.title | 應用於無線通訊之頻率合成器及低雜訊放大器 | zh_TW |
dc.title | A Frequency Synthesizer and Low-noise Amplifiers for Wireless Communication | en |
dc.type | Thesis | |
dc.date.schoolyear | 97-2 | |
dc.description.degree | 碩士 | |
dc.contributor.oralexamcommittee | 孫台平(Tai-Ping Sun),孟慶宗(Chin-Chun Meng),洪子聖(Tzyy-Sheng Horng),邱弘緯(Hung-Wei Chiu) | |
dc.subject.keyword | 分數型,頻率合成器,電流泵校正,多頻帶,低雜訊放大器, | zh_TW |
dc.subject.keyword | fractional-N,frequency synthesizer,charge pump calibration,multiband,low-noise amplifier, | en |
dc.relation.page | 102 | |
dc.rights.note | 有償授權 | |
dc.date.accepted | 2009-08-20 | |
dc.contributor.author-college | 電機資訊學院 | zh_TW |
dc.contributor.author-dept | 電子工程學研究所 | zh_TW |
顯示於系所單位: | 電子工程學研究所 |
文件中的檔案:
檔案 | 大小 | 格式 | |
---|---|---|---|
ntu-98-1.pdf 目前未授權公開取用 | 2.81 MB | Adobe PDF |
系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。