請用此 Handle URI 來引用此文件：
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/44811完整後設資料紀錄
| DC 欄位 | 值 | 語言 |
|---|---|---|
| dc.contributor.advisor | 郭斯彥 | |
| dc.contributor.author | Po-Yu Yeh | en |
| dc.contributor.author | 葉柏佑 | zh_TW |
| dc.date.accessioned | 2021-06-15T03:55:29Z | - |
| dc.date.available | 2012-07-05 | |
| dc.date.copyright | 2010-07-05 | |
| dc.date.issued | 2010 | |
| dc.date.submitted | 2010-06-24 | |
| dc.identifier.citation | [1]. T. Komarek, P. Pirsch, 'Array architectures for block matching algorithms,' IEEE Trans. Circuits and Systems, Vol. 36, Issue 10, pp. 1301-1308, Oct. 1989.
[2]. J. H. Luo, C. N. Wang, and T. Chiang, 'A Novel All-Binary Motion Estimation (ABME) With Optimized Hardware Architectures,' IEEE Trans. Circuits Syst. Video Technol., Vol. 12, No. 8, pp. 700-712, 2002. [3]. C. Y. Chen, S. Y. Chien, Y. W. Huang, T. C. Chen, T. C. Wang, and L. G. Chen, 'Analysis and Architecture Design of Variable Block Size Motion Estimation for H.264/AVC,' IEEE Trans. Circuits and Systems, 53(2): 578-593, Feb. 2006. [4]. W. P. Marnane, W. R. Moore, 'Testing a motion estimator array,' Proceedings of the International Conference on Application Specific Array Processors (1990), pp. 734-745, 5-7 Sept. 1990. [5]. D. Li, M. Z. Hu and O. A. Moharned, 'Built-In Self Test Design of Motion Estimation,' Regular Session H: System Testing & Verification, p.349-352, 2004. [6]. C. Hyukjune, A. Ortega, 'Analysis and testing for error tolerant motion estimation,' 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT’05), pp. 514-522, 3-5 Oct. 2005. [7]. T.H. Wu, Y.L. Tsai, and S.J. Chang, 'An Efficient Design-for-Testability Scheme for Motion Estimation in H.264/AVC,' International Symposium on VLSI Design, Automation and Test, 2007. (VLSI-DAT 2007). pp. 1-4, April 2007. [8]. P.Y. Yeh, B.Y. Ye, S.Y. Kuo, S.K. Lu, 'Novel C-testable design for H.264 Integer Motion Estimation,' International Conference on Electrical and Computer Engineering, 2008. (ICECE 2008). pp. 735-740, Dec. 2008. [9]. H. Fujiwara and S. Toida, 'The complexity of fault detection problems for combinational logic circuits,' in IEEE Trans. Computers, Vol. C-31, No. 6, pp. 555-560, June 1982. [10]. W. H. Kautz, 'Testing for faults in combinational cellular logic arrays,' Proc. 8th Annu. Symp. Switching, Automata Theory, 1967, pp. 161-174. [11]. P. R. Menon and A. D. Friedman, 'Fault detection in iterative arrays,' IEEE Trans. Computers, Vol. C-20, pp. 524-535, May 1971. [12]. A. D. Friedman, 'Easily testable iterative systems,' IEEE Trans. Computers, Vol. C-22, pp. 1061-1064, Dec. 1973. [13]. R. Parthasarathy and S. M. Reddy, 'A testable design of iterative logic arrays,' IEEE Trans. Computers, Vol.C-30, No. 11, pp. 833-841, Nov. 1981. [14]. C. W. Wu and P. R. Cappello, 'Easily testable iterative logic arrays,' IEEE Trans. Computers, Vol. C-31, No. 6, pp. 640-652, May 1990. [15]. S.K. Lu, C.W. Wu, and S.Y. Kuo, 'Enhancing testability of VLSI arrays for fast Fourier transform, ' IEE Proc. E, Vol. 140, No. 3, pp. 161-166, May 1993. [16]. J. Galiay, Y. Crouzet, and M. Vergiault, 'Physical versus logical fault models in MOS LSI circuits, impact on their testability,' IEEE Trans. Computers, Vol. 29, No. 6, pp. 527-531, June 1980. [17]. A. K. Pramanick and S. M. Reddy, 'On detection of delay faults,' Proc. IEEE Int’l Test Conf., pp. 845-856, 1988. [18]. G. L. Smith, 'Model for delay faults based upon path,' Proc. IEEE Int. Test Conf., pp. 342-349, 1985. [19]. C. Y. Su and C. W. Wu, 'Testing Iterative Logic Arrays for Sequential Faults with a Constant Number of Patterns,' IEEE Trans. Computers, Vol. 43, No. 4, pp. 495-501, April 1994. [20]. S. K. Lu, J. C. Wang, and C. W. Wu, 'C-Testable Design Techniques for Iterative Logic Arrays,' IEEE Trans. VLSI, Vol. 3, No. 1, pp. 146-152, March 1995. [21]. D. Gizopoulos, D. Nikolos, and A. Paschalis, 'Testing CMOS combinational iterative logic arrays for realistic faults,' Integration: The VLSI J., Vol. 21, pp. 209-228, 1996. [22]. M. Psarakis, D. Gizopoulos, A. Paschalis, and Y. Zorian, 'Sequential fault modeling and test pattern generation for CMOS iterative logic arrays,' IEEE Trans. Computers, Vol. 49, No. 10, pp. 1083-1099, Oct. 2000. [23]. S. K. Lu, 'Delay Fault Testing for CMOS Iterative Logic Arrays with a Constant Number of Patterns,' IEICE TRANS. INF. &SYST., Vol. E86-D, No.12 Dec 2003. [24]. E. B. Eichelberger and T. W. Williams, 'A logic design structure for LSI testing,' in Proc. 14th Des. Automat. Conf, pp. 462468, June 1977. [25]. P. P. Fasang, J. P. Shen, M. A. Schuette, and W. A. Gwaltney. 'Automated design for testability of semicustom integrated circuits,' in Proc. Int. Test Conf, pp. 558-564, Nov. 1985. [26]. S.R. Maka, E.J. McCluskey, 'ATPG for scan chain latches and flip-flops,' 15th IEEE VLSI Test Symposium (VTS'97), pp. 364, 1997. [27]. D. M. Miller, D. Maslov, and G. W. Dueck, 'A transformation based algorithm for reversible logic synthesis,' in Proc. Des. Autom. Conf., Jun. 2003, pp. 318–323. [28]. P. Gupta, A. Agrawal, N. K. Jha, 'An Algorithm for Synthesis of Reversible Logic Circuits,' IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, Vol. 25, Issue 11, pp. 2317-2330, Nov. 2006. [29]. K. N. Patel, J. P. Hayes, I. L. Markov, 'Fault testing for reversible circuits,' IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, Vol. 23, Issue 8, pp. 1220-1230, Aug. 2004. [30]. B.Y. Ye, P.Y. Yeh, S.Y. Kuo, I.Y. Chen, 'Scalable and bijective cells for C-testable iterative logic array architectures,' IET Circuits Devices Syst., Vol. 3, Issue 4, pp. 172-181, Aug. 2009. | |
| dc.identifier.uri | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/44811 | - |
| dc.description.abstract | H.264是目前擁有最高編碼效率的最新視訊壓縮規格，完整搜尋整數移動偵測(FSIME)與全二位元整數移動偵測(ABIME)這兩種演算法，分別常被使用在獲取最好品質與減少硬體面積的需求上。然而由於近年來視訊解析度快速成長，晶片面積仍然大量增加，因此視訊晶片的可測試性越來越重要，幸運的是在H.264-IME的硬體設計中有大量重複的模組，因此著名的重複邏輯陣列測試法(Iterative-Logic-Array, ILA)可以被用來測試所有重複的模組，而且僅需要固定常數的測試樣本。在重複邏輯陣列測試法中最重要的條件在於每個重複模組的輸入輸出特性必須滿足雙向可逆(bijective, or reversible)，然而大部份的硬體設計通常都不會滿足此一條件。在這篇論文中，將會提出基於重複邏輯陣列測試法的可測試性設計(design-for-testability)，能有效地測試H.264-FSIME與H.264-ABIME兩種演算法的設計模塊。這些重複模組將會被修改成滿足雙向可逆的條件，然後將這些模組串接成重複邏輯陣列的架構，如此只要完整測試第一個模組，便能完整測試陣列中的每個模組。在論文中也提出了一個簡單的內建測試電路。最後，著名的掃描鍊泛型測試法(scan-chain)與本論文提出的測試法都使用聯電(UMC) 0.18um製程合成(synthesize)並實作出來，本測試法的總測試時間大約只有掃描鍊測試法加上自動測試樣本產生器(Automatic Test Pattern Generation, ATPG)的13.53%，而且僅需要少量的額外硬體面積與延遲時間。 | zh_TW |
| dc.description.abstract | H.264 is the latest video compression standard with the highest coding efficiency, and the Full-Search and All-Binary Integer Motion Estimation (FSIME and ABIME) algorithms are usually adopted for getting best performance and reducing hardware area, respectively. However, the chip-area still increases significantly since the video resolution grows rapidly. Thus the testability is becoming more and more important. Fortunately, there are a number of repeated modules in the H.264-IME block, thus the well-known Iterative-Logic-Array (ILA) architecture can be applied to test all the modules with constant number of test patterns. The most important condition for the ILA architecture is that the I/O function of each module should be bijective (reversible). However, most of the original designs do not have this property. In this paper, effective ILA design-for-testability schemes are proposed for both H.264-FSIME and H.264-ABIME blocks. The repeated modules are modified to be bijective and cascaded as the ILA architecture. Then each module can be fully tested by only testing the first module exhaustively. A simple built-in self-test circuit is also proposed. Moreover, the physical designs of the scan-chain and the proposed test schemes are synthesized with the UMC 0.18um technology. The total test time of the proposed method is only about 13.53% of that of scan-chain method with ATPG (Automatic Test Pattern Generation), and the hardware and delay-time overheads are still very low. | en |
| dc.description.provenance | Made available in DSpace on 2021-06-15T03:55:29Z (GMT). No. of bitstreams: 1 ntu-99-D90921008-1.pdf: 2067541 bytes, checksum: 58552251e651ae3cd9edee964439a907 (MD5) Previous issue date: 2010 | en |
| dc.description.tableofcontents | 口試委員會審定書 i
誌謝 iii 中文摘要 iv 英文摘要 v 1. Introduction 1 2. Preliminaries 5 2.1. Original H.264-ABIME Architecture 5 2.2. Scan-Chain with Automatic Test Pattern Generation 7 2.3. C-Testable ILA Test Scheme 7 3. Relative Works 10 3.1. Testing a Motion Estimator Array 10 3.2. Built-In Self Test Design of Motion Estimation Computing Array 11 3.3. Analysis and testing for error tolerant motion estimation 12 3.4. An Efficient DFT Scheme for Motion Estimation in H.264/AVC 14 4. Module Level ILA Test for the H.264-FSIME 17 4.1. Module Level ILA Test for the RegBuf Part 17 4.2. Bijective and Scalable Arithmetic Cells (Word-Level) 19 4.3. Module Level ILA Test for the SADb16 Part 22 4.4. Module Level ILA Test for the SADv25 Part 26 5. Bit-Plane Level ILA Test for the H.264-FSIME 32 5.1. Bit-Plane Level Test for the RegBuf Part 32 5.2. Bit-Plane Level Test for the SADb16 Part 32 5.3. Bit-Plane Level Test for the SADv25 Part 38 6. Bit Level ILA Test Scheme for the H.264-ABIME 44 6.1. Bit-Plane Level Test for the RegBuf Part 44 6.2. Bijective and Scalable Arithmetic Cells (n-Bit-Level) 45 6.3. ILA Test Scheme for the SADb16 Part 50 6.4. Bit-Plane Level Test for the SADv25 Part 63 7. Built-In Self-Test 64 8. Experimental Results and Performance Analysis 65 9. Conclusions 70 References 72 | |
| dc.language.iso | en | |
| dc.subject | 內建自動測試 | zh_TW |
| dc.subject | 全二進位 | zh_TW |
| dc.subject | 移動偵測 | zh_TW |
| dc.subject | 重複邏輯陣列 | zh_TW |
| dc.subject | 可測試性設計 | zh_TW |
| dc.subject | BIST(Build-in Self-Test) | en |
| dc.subject | All-Binary | en |
| dc.subject | Motion Estimation | en |
| dc.subject | ILA(Iterative Logic Array) | en |
| dc.subject | DFT(Design for Testability) | en |
| dc.title | H.264全二位元移動偵測之有效率可測試性設計技術 | zh_TW |
| dc.title | Effective Design-for-Testability Techniques for H.264 All-Binary Integer Motion Estimation | en |
| dc.type | Thesis | |
| dc.date.schoolyear | 98-2 | |
| dc.description.degree | 博士 | |
| dc.contributor.oralexamcommittee | 雷欽隆,顏嗣鈞,王國禎,陳英一,陳俊良,袁世一,呂學坤 | |
| dc.subject.keyword | 全二進位,移動偵測,重複邏輯陣列,可測試性設計,內建自動測試, | zh_TW |
| dc.subject.keyword | All-Binary,Motion Estimation,ILA(Iterative Logic Array),DFT(Design for Testability),BIST(Build-in Self-Test), | en |
| dc.relation.page | 73 | |
| dc.rights.note | 有償授權 | |
| dc.date.accepted | 2010-06-25 | |
| dc.contributor.author-college | 電機資訊學院 | zh_TW |
| dc.contributor.author-dept | 電機工程學研究所 | zh_TW |
| 顯示於系所單位： | 電機工程學系 | |
文件中的檔案：
| 檔案 | 大小 | 格式 | |
|---|---|---|---|
| ntu-99-1.pdf 未授權公開取用 | 2.02 MB | Adobe PDF |
系統中的文件，除了特別指名其著作權條款之外，均受到著作權保護，並且保留所有的權利。