請用此 Handle URI 來引用此文件:
http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/43774
完整後設資料紀錄
DC 欄位 | 值 | 語言 |
---|---|---|
dc.contributor.advisor | 曹恆偉 | |
dc.contributor.author | Yu-Hsing Chiang | en |
dc.contributor.author | 江昱興 | zh_TW |
dc.date.accessioned | 2021-06-15T02:28:15Z | - |
dc.date.available | 2013-08-20 | |
dc.date.copyright | 2009-08-20 | |
dc.date.issued | 2009 | |
dc.date.submitted | 2009-08-17 | |
dc.identifier.citation | [1] C.-K. K. Yang and M. A. Horowitz, “A 0.8m CMOS 2.5Gb/s over-sampling receiver and transmitter for serial links,” IEEE Journal of Solid-State Circuits, vol. 35, pp. 2015-2023, Dec. 1996.
[2] Sang-Hyun Lee, Moon-Sang Hwang, Youngdon Choi, Sungjoon Kim, Yongsam Moon, Bong-Joon Lee, Deog-Kyoon Jeong, Wonchan Kim, Young-June Park and Gijung Ahn, ”A 5-Gb/s 0.25-m CMOS Jitter-Tolerant Variable-Interval Oversampling Clock/Data Recovery Circuit,” IEEE Journal of Solid-State Circuits, vol. 37, no. 12, Dec. 2002. [3] Fibre Channel - Methodologies for Jitter and Signal Quality Specification- MJSQ rev. 14.1, Jun. 5, 2005. [4] H. Yamamoto and S. Mori, “Performance of a binary quantized all digital phase-locked loop with a new class of sequential filter,” IEEE Trans. Commun., vol. COM-26, pp. 35–45, Jan. 1978. [5] B. Kim, D. N. Helman and P. R. Gray, “A 30-MHz hybrid analog/digital clock recovery circuit in 2-μ CMOS,” IEEE Journal of Solid-State Circuits, vol. 25, pp. 1385–1394, Dec. 1990. [6] Pyung-Su Han and Woo-Young Choi, “1.25/2.5-Gb/s Dual Bit-Rate Burst-Mode Clock Recovery Circuits in 0.18-m CMOS Technology,” IEEE Transactions on Circuits and Systems—II: Express Briefs, vol. 54, no. 1, Jan. 2007. [7] Alan Li, Julien Faucher and David V. Plant, “Burst-Mode Clock and Data Recovery in Optical Multiaccess Networks Using Broad-Band PLLs,” IEEE Photonics Technology Letters, vol. 18, no. 1, Jan. 1, 2006. [8] Michael H. Perrott, Yunteng Huang, Rex T. Baird, Bruno W. Garlepp, Member, Douglas Pastorello, Eric T. King, Member, Qicheng Yu, Dan B. Kasha, Philip Steiner, Ligang Zhang, Jerrell Hein, and Bruce Del Signore, “A 2.5-Gb/s Multi-Rate 0.25-m CMOS Clock and Data Recovery Circuit Utilizing a Hybri Analog/Digital Loop Filter and All-Digital Referenceless Frequency Acquisition,” IEEE Journal of Solid-State Circuits, vol. 41, no. 12, Dec. 2006. [9] Declan Dalton, Kwet Chai, Eric Evans, Mark Ferriss, Dave Hitchcox, Paul Murray, Sivanendra Selvanayagam, Paul Shepherd, and Lawrence DeVito, “A 12.5-Mb/s to 2.7-Gb/s Continuous-Rate CDR With Automatic Frequency Acquisition and Data-Rate Readback,” IEEE Journal of Solid-State Circuits, vol. 40, no. 12, Dec. 2005. [10] Rong-Jyi Yang, Kuan-Hua Chao, Sy-Chyuan Hwu, Chuan-Kang Liang, and Shen-Iuan Liu, “A 155.52 Mbps–3.125 Gbps Continuous-Rate Clock and Data Recovery Circuit” IEEE Journal of Solid-State Circuits, vol. 41, no. 6, Jun. 2006. [11] C.R. Hogge, “A Self-Correcting Clock Recovery Circuit”, IEEE J. Lightwave Tech., vol. 3, pp. 1312-1314, Dec. 1985. [12] Jafar Savoj and Behzad Razavi, “A 10-Gb/s CMOS Clock and Data Recovery Circuit with a Half-Rate Linear Phase Detector,” IEEE Journal of Solid-State Circuits, vol. 36, no. 5, May 2001. [13] P. Larsson, “An offset-cancelled CMOS clock-recovery/demux with a half-rate linear phase detector for 2.5Gb/s optical communication,” IEEE International Solid-State Circuits Conference Dig. Tech. Papers, pp. 74–75, Feb. 2001. [14] S. B. Anand and B. Razavi, “A CMOS clock recovery circuit for 2.5Gb/s NRZ data,” IEEE Journal of Solid-State Circuits, vol. 36, pp. 432–439, Mar. 2001. [15] L. De Vito, “A versitile clock recovery architecture and monolithic implementation,” in Monolithic Phase-Locked Loops and Clock Recovery Circuits: Theory and Design, B. Razavi, Ed. New York: IEEE Press, pp. 405–420, 1996. [16] F. M. Gardner, “Charge-pump phase-lock loops,” IEEE Trans. Commun., vol. COM-28, pp. 1849-1858, Nov. 1980. [17] Seema Butala Anand and Behzad Razavi, “A 2.75-Gb/s CMOS Clock and Dta Recovery Circuit with Broad Capture Range,” IEEE International Solid-State Circuits Conference Dig. Of Tech. Papers, pp.214-215, Feb. 2001. [18] J. D. H. Alexander, “Clock Recovery from Random Binary Data,” Electronics Letters, vol.11, pp. 541-542, Oct. 1975. [19] Yongsam Moon, Deog-Kyoon Jeong and Gijung Ahn, “A 0.6–2.5-GBaud CMOS Tracked 3 Oversampling Transceiver With Dead-Zone Phase Detection for Robust Clock/Data Recovery,” IEEE Journal of Solid-State Circuits, vol. 36, no. 12, Dec. 2001. [20] J. Kim and D. K. Jeong, “Multi-gigabit-rate clock and data recovery based on blind oversampling,” IEEE Commun., pp. 68–74, Dec. 2003. [21] J. G. Maneatis and M. A. Horowitz, “Precise delay generation using coupled oscillators,” IEEE Journal of Solid-State Circuits, vol. 28, pp. 1273–1282, Dec. 1993. [22] T. W. Krawczyk, Jr., “Circuits for the design of a serial communication system utilizing SiGe HBT technology,” Ph.D. dissertation, Rensselaer Polytechnic Institute, Troy, NY, Nov. 2000. [23] William Shing Tak Yan and Howard Cam Luong.”A 900-MHz CMOS Low-Phase-Noise Voltage-Controlled Ring Oscillator,” IEEE Transactions on Circuits and Systems—II: Analog and Digital Signal Processing, vol. 48, no. 2, Feb. 2001. [24] German Gutierrez and Shyang Kong. “Unaided 2.5 Gb/s Silicon Bipolar Clock and Data Recovery IC,” IEEE Radio Frequency Integrated Circuits Symposium, pp.173-176, Mar. 9, 2009 [25] Yoshio Miki, Tatsuya Saito, Hiroki Yamashita, Fumio Yuki, Takashige Baba, Akio Koyama, and Masahito Sonehara.” A 50-mW/ch 2.5-Gb/s/ch Data Recovery Circuit for the SFI-5 Interface With Digital Eye-Tracking,” IEEE Journal of Solid-State Circuits, vol. 39, no. 4, Apr. 2004. | |
dc.identifier.uri | http://tdr.lib.ntu.edu.tw/jspui/handle/123456789/43774 | - |
dc.description.abstract | 資料與時脈回復電路是接收機的一部分,且在一個通訊系統中扮演很重要的角色。由於傳輸通道的頻寬是有限的,嚴重的抖動因此產生。一個有高抖動容忍的資料與時脈回復電路可以提供高準確性的資料,但大抖動與不對稱的抖動會降低其容忍度。使用超取樣時脈的資料與時脈回復電路可以減緩以上所提的問題,產生較佳的抖動容忍度與較低的錯誤位元率。
幾分之一速率的超取樣的資料與時脈電路被應用在考量速度和雜訊容忍度。一個四分之一的三倍超取樣資料與時脈電路被提出,它的超取樣時脈之間的距離會根據輸入的資料眼圖而變。結果,此資料與時脈回復電路的抖動容忍度比固定取樣時脈之間距離的資料與時脈回復電路的好。此篇論文提出一個時脈產生的改良方法,其好處有:減輕電壓控制振盪器的延遲單元級數限制,最大的抖動量限制,以及延遲單元使用種類限制。此資料與時脈回復電路設計在0.18微米的互補式半氧電晶體的製程下,目標是符合光纖通道的規範。當資料速率為5千兆位元,模擬的資料峰對峰值抖動為22微微米。當資料速率為4.25千兆位元,量測的資料峰對峰值與資料均方根值抖動分別為76.67微微米與9.07微微米。此晶片耗掉0.74*0.84微米平方的面積,量測時消耗大約170毫瓦的功率,包含輸出級。 | zh_TW |
dc.description.abstract | A clock and data recovery circuit (CDR), which is a part of a receiver, plays an important role in a communication system. Since bandwidth of transmission channels is limited, severe jitter is produced. A CDR with higher jitter tolerance provides higher-accuracy data, but large magnitude of jitter and asymmetry of jitter reduce jitter tolerance. Using oversampling clocks for CDR alleviates the problem mentioned above, resulting in enhanced jitter tolerance and lower BER.
A fractioned-rate oversampling CDR is applied in consideration of speed and jitter tolerance. A quarter-rate 3x-oversampling CDR was proposed, where the Intervals between the edge-sampling clocks and decision clocks are variable according to incoming data eye diagram. As a result, the CDR’s jitter tolerance is better than a fixed-interval CDR’s one. The thesis proposed a modified method of clock generation whose advantages are relieving the restriction of the number stage of delay cells, a limitation of the maximum magnitude and the restriction of types of delay cells. The CDR is designed in 0.18-μm CMOS technology and targeted to fit the specification of fibre channel. The simulated peak-to-peak data jitter is 22-ps at data rate of 5-Gbps, the measured peak-to-peak and RMS jitter are 76.67-ps and 9.07-ps, respectively, at data of 4.25-Gbps. The chip size is 0.74*0.84-mm2, and the measured power consumption is about 170-mW including output buffers. | en |
dc.description.provenance | Made available in DSpace on 2021-06-15T02:28:15Z (GMT). No. of bitstreams: 1 ntu-98-R95943092-1.pdf: 5466489 bytes, checksum: 15c0511b99bb9b5bf770d4e064373812 (MD5) Previous issue date: 2009 | en |
dc.description.tableofcontents | Chapter 1 Introduction…………1
1.1 CDR Overview and Development…………1 1.2 Thesis Organization…………2 Chapter 2 CDR Categories…………3 2.1 Basic Components and Operations of CDR…………3 2.2 Different Reduced-Rate CDRs…………4 2.2.1 Full-rate CDRs…………4 2.2.2 Half-rate CDRs…………5 2.2.3 Quarter-rate CDRs…………6 2.3 Different Phase Detection Methods…………7 2.3.1 Linear PDs…………8 2.3.2 Binary PDs…………10 2.3.3 Oversampling PDs…………12 2.3.4 Blind-Oversampling PDs…………15 2.4 Jitter in CDRs…………18 2.4.1 Jitter Tolerance…………19 Chapter 3 Proposed Clock and Data Recovery Circuit…………20 3.1 Review of Prior Art [2]…………20 3.1.1 CDR Architecture…………20 3.1.1.1 Reference Mode…………21 3.1.1.2 Data Mode…………22 3.1.2 Phase Detector…………23 3.1.2.1 Phase Detection in Tracking Loop…………26 3.1.2.2 Phase Detection in Eye-Measuring Loop…………27 3.1.3 Expected Value of fUP, fDN, dUP and dDN…………28 3.1.4 Clock Generation…………30 3.1.5 Loop Characteristics…………31 3.1.5.1 Linear Model of Tracking Loop…………32 3.1.5.2 Linear Model of Eye-Measuring Loop…………34 3.1.5.3 Loop Stability…………35 3.2 Motivation and Modification of Clock Generation…………37 3.3 Proposed CDR Architecture…………39 3.4 Specification…………40 3.5 Other Building Blocks and Simulations…………42 3.5.1 Phase Frequency Detector…………42 3.5.2 Charge Pump…………42 3.5.3 Voltage-Controlled Oscillator…………43 3.5.4 Divider…………46 3.5.5 Phase Interpolator…………47 3.5.6 Frequency Lock Detector…………49 3.6 Simulation Results…………52 3.6.1 Parameter Design…………52 3.6.2 Behavior Simulation…………57 3.6.3 Loop Circuit Simulation…………62 3.7 Chip Layout…………66 Chapter 4 Measurement…………67 4.1 Measurement Considerations…………67 4.1.1 Output Drive…………68 4.1.2 Chip Photograph…………68 4.2 Testing Measurement Setup…………69 4.3 PCB Layout and Implementation…………70 4.4 Experimental Results…………72 4.5 Performance Summary…………73 4.6 Discussion And Revision…………76 Chapter 5 Conclusion…………79 Biography…………80 | |
dc.language.iso | en | |
dc.title | 內插式可變區間之超取樣資料與時脈回復電路 | zh_TW |
dc.title | A Variable-Interval Oversampling Clock and Data Recovery Circuit Using Interpolation | en |
dc.type | Thesis | |
dc.date.schoolyear | 97-2 | |
dc.description.degree | 碩士 | |
dc.contributor.oralexamcommittee | 黃崇禧,楊清淵,翁若敏,楊?頡 | |
dc.subject.keyword | 可變區間,超取樣,資料與時脈回復,內插, | zh_TW |
dc.subject.keyword | Variable Interval,Oversampling,Clock and Data Recovery,Interpolation, | en |
dc.relation.page | 84 | |
dc.rights.note | 有償授權 | |
dc.date.accepted | 2009-08-17 | |
dc.contributor.author-college | 電機資訊學院 | zh_TW |
dc.contributor.author-dept | 電子工程學研究所 | zh_TW |
顯示於系所單位: | 電子工程學研究所 |
文件中的檔案:
檔案 | 大小 | 格式 | |
---|---|---|---|
ntu-98-1.pdf 目前未授權公開取用 | 5.34 MB | Adobe PDF |
系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。